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In the crystalline Si solar cell industry, there is a push to reduce module cost 
through a combination of thinner substrates and increased cell efficiency. Achieving solar 
cells with sub-100 µm substrates cost-effectively is a formidable task because such thin 
substrates impose stringent handling requirements and thermal budget due to their 
flexibility, ease of breakage, and low yield.  Moreover, as the substrate thickness 
decreases the surface passivation quality dictates the performance of the cells. Crystalline 
Si heterojunction (HJ) solar cells based on hydrogenated amorphous silicon (a-Si:H) have 
attracted significant interest in recent years due to their excellent surface passivation 
properties, potential for high efficiency, low thermal budget and low cost. HJ cells with 
ultra-passivated surfaces showing > 700 mV open-circuit voltages (Voc) and > 20% 
conversion efficiency have been demonstrated.  In these cells, it has been identified that 
high-quality a-Si:H films deposited by a low-damage plasma process is key to achieving 
such high cell performance. However, the options for low-damage plasma deposition 
process are limited. 
The main objectives of this work are to develop a low-plasma damage a-Si:H thin 
film deposition process based on remote plasma chemical vapor deposition (RPCVD) and 
 viii 
to demonstrate high efficiency HJ solar cells on bulk substrates as well as on ultra-thin 
silicon and germanium substrates obtained by a novel, low-cost semiconductor-on-metal 
(SOM) technology. 
This manuscript presents a detailed description of the RPCVD system and the 
process leading to the realization of high quality a-Si:H thin films and high efficiency HJ 
solar cells.  First, p-type a-Si:H thin films are developed and optimized, then HJ solar 
cells are subsequently fabricated on bulk and ultra-thin Si and Ge SOM substrates 
without intrinsic a-Si:H passivation. Single HJ cells on ~ 500 µm bulk Si and ~25 µm 
ultra-thin substrates exhibited conversion efficiencies of η = 16% (Voc = 615 mV, Jsc = 34 
mA/cm
2
, and FF = 77%) and η = 11.2% (Voc = 605 mV, Jsc = 29.6 mA/cm
2
, and FF = 
62.8%), respectively. The performance of the ~25 µm cell was further improved to η = 
13.4% (Voc = 645 mV, Jsc = 31.4 mA/cm
2
, and FF = 66.2%) by implementing the dual HJ 
architecture without front side i-layer passivation.  For single HJ cells based on Ge 
substrates, the results were η = 1.78 % (Voc = 148 mV, Jsc = 35.1 mA/cm
2
, and FF = 
1.78%) on ~500 µm bulk Ge, compared to η =5.3% (Voc = 203 mV, Jsc = 44.7 mA/cm
2
, 
and FF = 5.28%) on ~ 50 µm Ge SOM substrates. Respectively, the results obtained on 
ultra-thin SOM substrates are among the highest reported in literature for based on 
comparable architecture and substrate thickness.   
In order to achieve improved cell performance, dual HJ cells with i-layer 
passivation of both surfaces were fabricated.  First, optimized RPCVD-based i-layer 
films were developed by varying the deposition temperature and H2 dilution ratio (R). It 
was found that excellent surface passivation on planar substrates with as-deposited 
minority carrier lifetimes > 1 ms is achievable by using deposition temperature of 200 ºC 
and moderate dilution ratio 0.5 ≤ R ≤ 1, even without the more rigorous RCA pre-
cleaning process typically used in literature for achieving comparable results.  
 ix 
Subsequently, dual HJ solar cells with i-layer films were demonstrated on planar and 
textured bulk Si substrates showing improved conversion efficiencies of η = 17.3% (Voc 
= 664 mV, Jsc = 34.34 mA/cm
2
 and FF = 76%) and η = 19.4% (Voc = 643 mV, Jsc = 38.99 
mA/cm
2
, and FF = 77.5%), respectively.  
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Chapter 1 Introduction 
1.1 MOTIVATION:  
The energy demand is continuously increasing due to industrial development, 
growing population and increasing standards of modern life.  The great part of current 
electrical energy production is realized through fossil fuels like coal, oil or gas. However, 
fossil fuels are being depleted over time and their cost is increasing due to their limited 
availability. Additionally, the exploitation of fossil foils is associated with negative 
impact on the environment due to the emission of air pollutants which also contribute to 
global warming. In recent years there has been an ongoing discussion about nuclear 
energy, which has potential to satisfy a significant part of the overall energy demand.  
However, the amount of nuclear fuel is also limited and not renewable.  Moreover, 
there’s a concern on how to deal with the generated toxic and dangerous radioactive 
nuclear waste materials and safety risks posed by nuclear power stations.  Therefore, 
nuclear energy cannot be the main energy solution for the long-term future.  
The increasing demand for energy coupled with a diminishing availability of 
fossil fuels and related environmental issues are the main driving forces in the search for 
alternative energy sources which are renewable and ecologically friendly. Renewable 
energy include clean, natural and unlimited sources of energy from sources such as wind, 
water (hydropower), biomass, geothermal and solar energy (photovoltaics, PV). Among 
the various renewable energy sources, solar energy is one of the most promising and 
fastest growing sources [2]. Solar energy is a high and abundant source and is available in 
indirect form (wind, biomass, etc) and direct form as solar radiation.  The solar radiation 
reaching the earth has a power of 1.8 × 10
14 
kW, with 60% of this energy reaching the 
earth’s surface.  This means that 0.1% of this energy is converted into electrical energy 
 2 
at a conversion efficiency of 10%, the generated energy will be four times larger than the 
current electricity demand [3]. Over the years, the annual production of solar energy has 
increased rapidly from 1 GW in 2000 to over 100 GW in 2013, and is projected to be 
over 600 GW by 2035 [4]. However, the generated power from solar energy is still a 
small fraction of the total global power generated from other energy sources today.  
Crystalline Silicon PV cells are the most popular cells on the market and also 
provide some of the highest energy conversion efficiencies of all commercial solar cells 
and modules.  US electricity generation costs from Si PV modules today is $0.11/kWh 
[5], which is competitive with the retail electricity prices in some areas.  However, to 
fully penetrate the market, the cost of PV electricity has to be driven down further.  For 
several years, the focus has been on decreasing cost per watt to make solar energy more 
cost competitive.  To this end, there are two main strategies: 
i) Reducing manufacturing cost primarily by reducing the amount of raw 
material used without sacrificing the power efficiency. 
ii) Increasing module power/cell efficiency without significantly adding to 
the manufacturing cost.  
 In the former strategy, various solutions have been investigated, including thin 
film PV cells and thin wafer manufacturing technologies.  While in the latter strategy, 
efficiency enhancing architectures such as the PERL, BC-BJ, and HIT architectures have 
led to increased efficiencies up to 25%. The current work will delve into combining both 
strategies (low cost thin wafers and high efficiency architecture) in order to reduce cost 
per watt.   
 
 
 3 
1.2 FUNDAMENTALS OF SOLAR CELLS 
It is instructive to briefly review the basic operating principles of a solar cell, as 
this will be important for further understanding of the motivation for this work. The 
prototypical solar cell device is the silicon-based p/n homojunction diode shown in 
Figure 1.1.  The cell comprises of a boron doped p-type base and phosphorous diffused 
n-type emitter to create a p/n junction.  The front surface passivation is provided by the 
field-effect of the emitter plus a silicon nitride (SiN) anti-reflective coating. While the 
rear surface passivation is achieved by highly doped p-type diffusion or Al fired back 
surface field (BSF). Contacts to the device is made via Ag and Al at the front and rear 
side, respectively.   
Figure 1.2(a) shows the equilibrium band diagram of the homojunction cell. 
Under illumination photons with energy equal or greater than the band gap are absorbed, 
creating electron and hole pairs which are driven in opposite directions by the electric 
fields in the depletion region:  electrons towards the n-type region and holes towards the 
p-type region.  If an external circuit is connected with the front contact held at voltage V, 
current will flow according to Equation 1.1: 
 
         
  
  
               (1.1). 
Figure 1.1 Structure of Si homojunction solar cell  
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Where 
            
   
  
  
 
  
 
  
  
 
 
  
 
  
  
      (1.2) 
and 
                      (1.3). 
J, J0, and JSC are the current density through the circuit, saturation current density and 
short circuit current density respectively. q is the charge of an electron, k is the 
Boltzmann’s constant, T is temperature, NC  (NV) is the density of states in the 
conduction (valence) band, Dn (Dp) is the diffusivity of electrons (holes),  τn (τp) is the 
lifetime of electrons (holes) and NA (ND) is the density of acceptors (donors).  By 
reducing the saturation current of the diode one can maximize the open circuit voltage 
(VOC) as apparent in Equation 1.4 
 
     
  
 
    
   
  
          (1.4). 
 
 The JSC and VOC are the maximum current and voltage respectively from a solar 
cell. However, at both of these operating points, the power from the solar cell is zero.  
The fill factor (FF) is a parameter which, in conjunction with VOC and JSC determines the 
maxim power from a solar cell.  The FF is defined as the ratio of the maximum power 
from solar cell to the product of VOC and JSC as given in Equation 1.5.  
 
    
    
      
          (1.5), 
and 
    
        
   
               (1.6) 
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where η is the power conversion efficiency.  To increase the efficiency of a solar cell, at 
least one of the figures of merit, JSC, VOC, or FF needs to be increased. The JSC is largely 
determined by optical effects through quantum efficiency and the FF is influenced by the 
series resistance and ideality factor (low series resistance and ideality factor close to unity 
are desirable). Both JSC and FF are already near their theoretical maximum in practical 
solar cells, however there’s still si nificant room for improvement in terms of the VOC.  
Improvements in VOC require reduction in J0 (according to equation 1.4), which is a 
measure of minority carrier recombination (dark current). The main contributors to J0 are 
bulk recombination and surface recombination.  The ways to reduce bulk recombination 
include the use of expensive,  high lifetime float-zone (FZ) wafers, reduced substrate 
thickness, and or increased doping of the substrate since J0 is inversely proportional 
substrate doping (ND) as per Equation 1.2.  However, there’s an upper limit to which 
doping can be increased before it will begin to severely degrade minority carrier lifetime.    
 Another way to reduce J0 is to reduce surface recombination.  Surface 
recombination becomes more significant as substrate thickness is reduced since minority 
carrier diffusion lengths become longer than the substrate thickness such that 
recombination occurs not in the bulk but at the surfaces, thereby increasing J0. To reduce 
surface recombination, solar cells use features such as high/low junctions (back surface 
fields, BSF) and/or dielectric layers (silicon oxide, silicon dioxide, etc) for surface 
passivation. For Si homojunctions (Figure 1.1), a BSF is realized by the addition of a 
highly doped p/p
+ 
high/low junction the rear which induces electric fields to repel 
electrons away from the rear, thereby reducing rear surface recombination (Figure 1.2 
(a)).  While silicon homojunction cells have a good performance, the barrier associated 
with the high/low junction is only ~ 0.2 eV, which limits the performance of the BSF. 
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 dditionall , the fabrication of Si homo unctions re uires hi h-temperature steps ( 8    
C) and specialized equipment. One possible way to achieve large surface-field and reduce 
cost is to replace the diffused homojunctions with wide-bandgap heterojunctions such as 
hydrogenated amorphous silicon (a-Si:H) on both sides of the substrate as shown in 
Figure 1.2(b).  In such a structure the heteroujunction at the anode blocks minority-
carriers (electrons) and a different heterojunction at the cathode blocks the majority 
carriers (holes), thereby reducing surface recombination. Moreover, heterojunction cells 
can be fabricated at si nificantl  lower temperature of ~ 2    C as compared to 
homojunctions.     
 
 
 
Figure 1.2 (a) Effect of a p/p+high/low junction (BSF) in reducing rear surface recombination in a 
homojunction structure and (b) effect of a well-designed wide-bandgap silicon heterojunction that reduces 
the electron and hole recombination at the anode and cathode, respectively. 
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1.3 GOAL 
There are multiple goals to this project:  The first is to investigate the viability of 
the remote plasma-enhanced chemical vapor deposition (RPCVD) system as a tool for 
depositing hydrogenated amorphous silicon (a-Si:H) thin films required for realizing high 
efficiency heterojunction cells. The second is to demonstrate high efficiency 
heteroojunctions cells on low cost, thin Si and Ge substrates by leveraging the RPCVD 
and a novel semiconductor-on-metal (SOM) technology.  
1.4 APPROACH 
The approach can be broken into a few stages: first stage is to develop p-type a-
Si:H thin films by RPCVD.  This will involve demonstrating control over the relevant 
film deposition parameters, structural and elemental analysis of the p-doped a-Si:H films   
by Raman Spectroscopy, Transmission Electron Microscopy (TEM), and Time-of-Flight 
Secondary Ion Mass Spectrometry (ToF-SIMS).  Subsequently, single HJ solar cells 
based on the p-doped films will be fabricated on monocrystalline bulk Si substrates.  
The second and third stages focus on the realization of a-Si:H HJ cells on low 
cost, thin Si and Ge substrates, respectively facilitated by the SOM technology.  The 
fourth stage is to develop RPCVD-deposited intrinsic a-Si:H (i-layer) films. Here the i-
layer passivation quality as a function of deposition temperature, hydrogen dilution ratio, 
and plasma excitation type will be investigated and the optimal parameters will be used to 
fabricate high efficiency, dual HJ (HIT) cells on bulk Si substrates. The final stage 
involves improving the performance of HJ cells on thin Si substrates by leveraging the 
optimized a-Si:H films.    
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1.5 BACKGROUND                           
There are generally three industries related to crystalline silicon solar and module 
production: metallurgical and chemical plants for raw material production, 
monocrystalline and polycrystalline ingot fabrication by multi-wire saw, and solar cell 
and module production. The cost of PV production is roughly divided in half between 
solar cell module production and balance-of-system fabrication, which includes the 
inverter, cables and installation.  The fabrication cost for solar cell modules for solar cell 
modules includes the cost of the silicon substrate (50%), cell processing (20%) and 
module processing (30%) [6].  As mentioned before, the industrial goal for PV power is 
to reduce the electricity generation cost per watt to the equivalent of that for commercial 
grid electricity. In the following sections, a short overview of the various 
strategies/technologies for making PV more cost competitive will be reviewed.  The 
strategies will be grouped into two categories which focus either on: i) reducing 
manufacturing cost or ii) increasing conversion efficiency.  
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Figure 1.3  Best research solar cell efficiencies reported by NREL [7].  
1.5.1 Technologies for Reducing Manufacturing Cost 
Multicrystalline Si Wafer Solar Cells – Standard cells are typically produced using 
one of two different substrates: monocrystalline and polycrystalline.  The cells of each 
type are typically 125 mm (5 inches) or 156 mm (6 inches) square, respectively.  
Monocrystalline solar cells are produced from pseudo-square silicon wafer substrates cut 
from column ingots grown by the Czochralski (CZ) process, while polycrystalline cells 
are made from square silicon substrates cut from polycrystalline ingots grown in quartz 
crucibles via the Siemens process.  Due to the lower cost of Siemens manufacturing 
process compared to the CZ process, cell based on polycrystalline ingots (multicrystalline 
cells) are currently are currently the most widely produced cells, making up about 48% of 
solar cell production in 2013 [6].  From a cell performance perspective, the best of the 
current research multicrystalline cells provides an energy conversion of 20.3% (see 
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Figure 1.3).  The efficiency of this multicrystalline cell, however, remains about 5% 
lower than that for the best of the research monocrystalline, attributable mainly to the 
quality (i.e. minority carrier lifetimes) difference between mono- and multicrystalline 
substrates. Multicrystalline substrates are subject to higher rates of minority carrier 
recombination, both at active boundaries and within crystalline grains due to high 
dislocation and impurity densities in comparison to monocrystalline substrates [6]. 
Thin Film Solar cells – Thin-film cells are basically thin layers (35 nm to a few 
microns) of semiconductor materials applied to a solid backing material [8].  Thin films 
greatly reduce the amount of semiconductor material required for each cell when 
compared to silicon wafers and hence lowers the cost of production of photovoltaic cells.  
Hydrogenated amorphous Si (a-Si:H), copper cadmium telluride (CdTe), CIS and CIGS 
are materials that have been mostly used for thin film PV cells. 
Hydrogenated Amorphous Si Thin Films (a-Si:H) –  Amrophous silicon is a non-
crystalline form of silicon in disordered structure and has 40 times higher rate of light 
absorptivity compared to monocrystalline silicon [9].  The advantage of its random 
structure is it gives a tunable high band gap between 1.6 and 1.8 eV, with cell efficiencies 
of up to 10 % and double- and triple-junction designs raising it to 13.4% [10]. However 
there are problems such as light induced degradation (Stabebler-Wronski effect, SWE).  
Yang et al. discussed the advances made in amorphous-Si PV technology that led to the 
achievement of an AM 1.5, 13% stable cell efficiency and set the foundation for the 
spectrum splitting triple-junction structure being manufactured by the roll-to-roll 
continuous deposition process [11].   
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Cadmium telluride (CdTe) and Cadmium Sulfide (CdS) Thin Films– This material 
can produce efficiency as high as 21% [see Figure 1.3] and is also known to give an ideal 
band-gap of 1.45 eV, well-matched to the terrestrial solar spectrum, and can be deposited 
at a high deposition rates.  The process to produce CdS/CdTe solar cell is by 
evarporating thin CdS layer on top of a conductive glass substrate, followed by another 
evarporation of a thick CdTe layer and the deposition of a metal contact layer to complete 
the initial process. CdS/CdTe has also been known for their longer time stability [9].  
However, this technology faces some environmental related problems due to the toxicity 
of cadmium and the availability of Te raw material.  
Copper indium gallium selenide/Copper indium selenide (CIGS/CIS) – Cell 
efficiency as high as 21.7% has been recorded (see Figure 1.3).  Its direct band gap can 
be as high as 1.68 eV with slight modification with Sulfur.  Meyer and van Dyk 
conducted an experiment to investigate the performance of CIS and other thin film 
material [12].  The results from the experiment showed that CIGS only degrades by 10% 
compared to other thin film material after an outdoor exposure of 130 kW h/m
2
. The 
current designs of CIGS require a thin layer of CdS deposited from solution.  
Condiderable effort is being directed to replacing this layer due to the issues associated 
with the use of cadmium, as previously noted.  However, long-term issue with CIGS 
technology is one of available resources.  All known reserves of indium would only 
produce enough solar cells to provide a capacity equal to all present wind generators [13]. 
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Thin Substrate Technologies –Despite the reduction in the cost of polysilicion, 
material costs of silicon still represents approximately 50% of the total cost of a module 
in $/Watt [14]. Reducing the cost of Si in a cell module by reducing the substrate 
thickness is therefore an important aspect of achieving overall cost reductions for solar 
cell modules. Wire-saw wafer slicing is one of the key production technologies for 
industrial crystalline Si PV cells, and improvements in wafer slicing technology have 
resulted in a reduction in raw wafer thickness from 37  μm to the toda ’s standard wafer 
thickness of 18  μm since 1997 [14].  The International Technology Roadmap for 
Photovoltaic (ITRPV) predicts a continuous reduction of wafer thickness down to 120 
μm b  2 2  [15].  Furthermore, sophisticated manufacturing processes suitable for 
ultrathin (sub-100 µm) wafers will be needed, and the processes will need to provide high 
processing speed and high manufacturing yield in each of the process steps of wafer 
slicing, cell fabrication and module assembly.  
 Wire Sawing (Kerf-loss) – Nearly all crystalline silicon wafers made today uses 
the sawing process.  Although the process has undergone impressive evolutionary 
improvements in the important areas of yield, quality, kerf loss, productivity and 
thickness reduction, the process remains one of the highest cost contributors to crystalline 
silicon PV manufacturing. Studies have identified the reduction of wafer-sawing 
capabilit  well below 15  μm as one of the top critical challen es for emer in  
manufacturing technologies in silicon photovoltaics [14].  The main issues in using a 
sawing process for solar PV wafering are fourfold [16]:   
1) Kerf loss – currently 40-50% for 180-200 m thick wafers.  Lower wafer 
thickness slicing can increase the kerf loss to ~70%.  
 13 
2) Significant thickness variation and wafer brittleness – The sawing process 
develops surface scratches and thickness non-uniformity which can result in 
breakage and increased cost.  
3) High operating cost – The sawing process requires ongoing slurry and wire 
consumable expenses and additional satellite equipment for wet steps, wet 
singulation and slurry recycling which increase cost of the wafering step.   
4) Barriers to produce ultra-thin wafers – throughput, high post-sawing yield, 
and catastrophic failure of the saw process due to wafer breakage are among 
the challenges faced in producing ultra-thin wafers by the sawing process.   
The above issues have been the driver to find practical lower cost wafering 
alternatives. Variants of the low cost wafering methods investigated (mostly in the 
research and development stage) can be grouped into three main categories as 
summarized in Table 1.1: 1) epitaxial growth and lift-off, 2) ion implantation and cleave, 
and 3) stress-induced exfoliation (spalling).  
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 The epitaxial growth method involves growing a substrate directly from gas 
phase (silane or a cholorosilane) has the tremendous cost benefit of eliminating the cost 
and complexity of using the Siemens process to produce polysilicon feedstock and the 
casting/CZ crystal pulling step associated with solid phase wafering.  The main 
approaches involve growing the absorber material onto either a releasable substrate 
having a lower melting point [reference] or an inexpensive target substrate [reference]. 
Crystal Solar [17] and Solexel [18] have demonstrated solar cells on 40-80 m thin 
substrates using this approach with conversion efficiency up to 20%.  Offsetting the 
basic benefit of its access to the least costly source of silicon, the epitaxial growth 
methods faces some challenges, including low deposition rates, contamination and 
reduced crystallinity of absorber material, process complexity, ultra-thin wafer handling 
[16]. 
In the ion implantation and cleave method, protons (hydrogen ions) are 
accelerated to 1.2 million electron-volts into a crystalline silicon substrate, where they 
settle at a finite depth. The ions line up at that finite depth, where they are then heated – 
resulting in a wafer that cleaves right off the substrate along the crystalline plane. The 
implantation energy determines how deep the ions go and therefore sets the thickness of 
the wafer.  Recently, SiGEN [19] has used this ion-beam induced cleaving process to 
demonstrate the slicing of full mono-crystalline silicon wafers ranging from 20-150 m 
with cell conversion efficiency up to 16% on a (111) wafer.  A few of the challenges 
faced in the ion-implantation methods include, avoiding ion implantation damage which 
could introduce defects in the wafer, thereby reducing lifetime as well as ultra-thin wafer 
handling and processing. 
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Recently, a surface stress-induced exfoliation method has been proposed to 
induce depth controlled spalling.   This technique typically consists of deposition of a 
stress inducing layer on the silicon surface followed by heating and cooling to activate 
the stress and detach a thin layer of silicon.  The choice of the stress inducing layer is 
important, not only because of the silicon contamination by the stress inducing film, but 
also because of the heating and cooling processing which can induce an important defects 
in the film.  Three different materials have been successfully employed in this technique:  
Dross et al. reported 9.9 % conversion efficiency on a 40 m thin silicon obtained by 
screen-print silver/aluminum bilayer, but the high temperature 900 C annealing step 
involved in the process can lead to the degradation of lifetime [R. Martini, Epoxy-
induced spalling [20], [21]. Another stress-inducing layer using epoxy and a relatively 
curing temperature of 150 C was used to obtain 130 m thick foils, however the 
obtained foils were of small area (15 cm
2
) and showed low lifetime compared to the 
parent wafer, suggesting degradation in material quality [22].  To date, the most 
successful of the controlled spalling technique in terms of obtained foil area, cell 
fabrication simplicity and cell performance was demonstrated by our group [23], [24].  
The patented Semiconductor-on-Metal (SOM) technique involves electroplating of thick 
Ni layer on Si followed by thermal cycling at T < 250 C.  Using the SOM technique, 
uniform, large area  (up to 8-inch diameter) foils have been obtained and cell conversion 
efficiency up to 14.9% have been demonstrated [23]. 
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Table 1.1 Review of various kerf-loss and kerf-less thin substrate manufacturing technologies  
Technology Affiliations (s) Reported Are Best η 
(%, 1-sun) 
Remarks 
Wire Sawing Conventional Full wafers, 
120µm + 
25.0 High kerf-loss, high cost, 
wafer thickness limitations 
Epi lift-off Solexel, Crystal 
Solar, Ampulse 
Full wafers, 
40-80µm 
20.6 High process complexity, 
thin wafer handling 
challenges 
Implant & 
Cleave 
SiGEN, Twin 
Creeks 
156 mm 
wafers, 20-
120µm 
16 Implant damage, thin wafer 
handling challenges 
Stress-
induced 
spalling 
IMEC 15 cm
2 
, 20-
120 µm 
9.9 Small area, high temp 
process, substrate quality 
degredation 
AstroWatt Full wafer, 
20-80µm 
14.9 This work 
 
1.5.2 Technologies for Increasing Efficiency 
The energy conversion efficiency of solar cells is another important issue because 
the efficiency influences the entire value-chain cost of the PV system, from material 
production to system installation.  The solar cell efficiency is limited by the three loss 
mechanisms: 1) photo losses due to surface reflection, silicon bulk transmission and back 
contact absorption, 2) minority carrier (electrons in p-region and holes in n region) loss 
due to recombination in the silicon bulk and at the surface, 3) heating joule loss due to 
series resistance in the gridlines and busbars, at the interface between the contact and 
silicon, and in the si bulk and diffusion region.  In the design of solar cells and 
processes, these losses are minimized in order to achieve high conversion efficiencies. 
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Although crystalline silicon solar cell technologies are not yet as efficient as cells 
based on single-junction GaAs and multi-junction concentrators, they currently provide a 
good compromise between efficiency and cost.  The highest energy conversion 
efficiency reported so far for research crystalline silicon PV is 25% (see Figure 1.3). 
Standard industrial cells however remain limited to 15-18% with the exception of certain 
high-efficiency cells capable of efficiencies greater than 20%.  High-efficiency research 
PV cells have advantages in performance but are often unsuitable for low-cost production 
due to their complex structures and the lengthy manufacturing processes required for 
fabrication. An overview of various high-efficiency monocrystalline Si PV cell 
architectures is given in Figure 1.4. They include PERL, PERC, HIT, and BC-BJ cells. 
PERC—To achieve higher conversion efficiency compared to the standard Al 
back-surface field (BSF) structure, a dielectric layer can be incorporated at the rear 
surface of the cell to reduce rear surface recombination. In 1989 Bakers et al. presented 
the Passivated Emitter and Rear Cell (PERC) [25].  This concept is based on 
fundamental device structure improvements by introducing a dielectrically passivated 
rear surface with local point contacts (see Figure 1.4 (a)).  The structure showed an 
increase of the rear internal reflection up to 97%. A SiO2 barrier 1.4 (a)) together with a 
locally alloyed Al/Si interface formed the rear structure.  With the high bulk lifetime FZ 
p-type Si material used a VOC of 696 mV was achieved. And due to the high rear internal 
reflectivity, JSC was increased up to 40.3 mA/cm2, with a fill factor of 81.4 %. Reaching 
efficiencies of 22.8% and even exceeding 23% in later work [26].  
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PERL – To further reduce the recombination of the point contacts and allow for 
the use of high resistivity material, the PERL (Passsivated Emitter Rear Locally-diffused; 
see Figure 1.4 (b)) solar cell structure was introduced in 1990 [27].    The PERL cell is a 
research PV cell with front and rear surface passivation layers, an inverted-pyramid light-
trapping surface, a rear localized p+ layer (BSF), a double-layer ARC and p-type float 
zone (FZ) monocrysalline silicon substrate.  The bulk minority carrier lifetime in PERL 
cells is longer than 1 ms, and the best output parameters (VOC, JSC, FF and η) achieved for 
this type of cell are 706 mV, 42.7 mAcm-2, 0.828 and 25.0% for a 4 cm
2
 laboratory cell 
[28]. A PERL cell efficiency of 24.5% was reported over a decade ago, and the record of 
25.0% reported by researchers from the University of South Wales (UNSW) in 2009 was 
obtained after re-measurement of the same cell using newer measurement techniques.  
The PERL cell has remained one of the most efficient and most popular type of 
monocrystalline-Si PV cell for the past 15 years [27]. However, the full PERL design is 
not easy to apply to low-cost industrial production because of the necessity for multiple 
photolithography steps, similar to semiconductor devices with complex structures.   
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IBC – The IBC cell has front and rear surface passivation layers, a random-
pyramid light trapping light-trapping surface, FSF, interdigitated n- and p-doped regions 
on the rear surface, n and p contact gridlines on n- and p-doped regions, a single-layer 
ARC and CZ n-type single crystalline Si substrate (Figure 1.4 (c)). The best conversion 
efficiency conversion efficiency reported so far for a large-area industrial IBC cell is 
23.4% [29]. IBC cells have several advantages compared to the conventional front-
contact cell structure:  no gridline or busbar shading, a front surface with good 
passivation properties due to absence of front electrodes, freedom in the design of back 
contacts (electrodes), and improved appearance with no front electrodes. They provide 
advantages in module assembly, allowing the simultaneous interconnection of all cells on 
a flexible printed circuit.  Of all the crystalline silicon PV cell modules on the market at 
this time, only those based on the IBC structure provide the possibility of module 
efficiency exceeding 20% [6], however their complex cell structure requires a much 
longer production process compared with other industrial cells. Furthermore, because the 
contacts are located at the rear of the cell, charge carriers generated from the absorption 
of light near the front surface of the wafer – as most of them are—must traverse the entire 
wafer thickness in order to reach the interdigitated array of metal electrode terminals and 
p-/n- electrical junctions.  This imposes the boundary condition that the carrier diffusion 
lengths must be significantly longer than what is needed for a front-contacted solar cell.  
With lifetime requirements in excess of 5 ms for today’s typical wafer thickness [30].  
As a result, it is difficult for these advanced cell types and modules to compete 
commercially in terms of production cost per watt.  Several laboratories and 
manufacturers are studying methods for improving the design and processing of IBC cell 
[31], [32]. 
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HIT – The best output parameters reported for the HIT cell, which was developed 
for industrial use are 740 mV, 41.8 mAcm
-2
, 0.827 and 25.6% (VOC, JSC and η) for a large 
143.7 cm
2
 cell [33].  This cell has a unique heterojunction structure consisting of very 
thin, low temperature PECVD-deposited amorphous p- and n-doped layers and intrinsic 
amorphous layers on the front and rear surfaces of a CZ-n-type monocrystalline-Si 
substrate (Figure 1.4 (d)).  This heterojunction structure improves VOC considerably by 
the effects of the large band offset of the amorphous silicon/c-Si interface and the 
hydrogen-rich intrinsic layer which provide field-effect and chemical passivation, 
respectively.  This cell has the additional advantage of low temperature coefficient of 
about -0.25% per  C at  max compared to a out -   5  per    for standard industrial 
crystalline Si PV cells.  This cell has a transparent conductive conductive oxide (TCO) 
ARC, which reduces the sheet resistivity of the front amorphous layers.   
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Figure 1.4 Schematics of various crystalline silicon cell structures. (a) PERL [34], (b) PERC [34], (c) IBC 
[6], and (d) HIT [6].  
 
1.6 HIGH EFFICIENCIES ON LOW COST THIN SUBSTRATES 
1.6.1 Why a-Si:H  
 As the industry moves towards ultra-thin wafers to reduce cost per watt, the 
need for low temperature cell processing is becoming increasingly important in order 
to avoid warping of the substrate, which could be detrimental to cell performance and 
cost. Moreover, as the substrate thickness decreases the surface passivation quality 
dictates the performance of the cells.  For Si PV cells as shown in Figure 1.5, the 
optimal substrate thickness needed to maximize conversion efficiency is between 20-
50 m, assuming excellent surface passivation can be achieved. Over the years, a 
variety of surface-passivation layers have been investigated. Among these, arguably 
a b 
d 
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the best known is thermally grown silicon dioxide (SiO2) which typically require high 
growth temperatures > 800C.  Other low temperature PV-suitable dielectrics that 
have been investigated include silicon nitride (SiNx), amorphous silicon nitride (a-
SiNx:H), aluminum-oxide (Al2O3), and amorphous silicon (a-Si:H). Of the low 
temperature passivation layers, a-Si:H has been the more widely explored dielectric 
of choice due to a combination of various reasons: 
1) Excellent surface passivation < 10 cm/s for both N- and P-type Si wafers 
[35]. 
2) Cell fabrication simplicity and low cost – no photolithography steps or 
spiking to form metal contacts necessary. 
3) Thermal stability – High temperature coefficient [33]. 
4) High cell efficiency – up to 25.6% [33]. 
 
 
Figure 1.5 Effect of substrate thickness on conversion efficiency for various effective surface 
recombination velocities (SRV) [36]. 
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1.6.2 Deposition of a-Si:H 
As argued earlier, for any high-efficiency c-Si solar cells, high-quality surface 
passivation is of extreme importance. San o’s so-called heterojunction-with-intrinsic-
thin layer (HIT) cell demonstrates the advantage of excellent surface passivation with 
>20% conversion efficiency and > 700 mV open circuit voltage (VOC) [33], [37], 
[38].  In these high efficiency cells, two features necessary to achieving excellent 
passivation were identified: 1) ideal chemical cleaning and H-termination of the c-Si 
surface and 2) a high-quality a-Si films deposited by a low-damage plasma process 
[37]. In the first case, various c-Si surface preparation processes are well documented 
[39], [40].  In the second case, the options for low-damage plasma deposition process 
are relatively limited.   Most a-Si:H films in heterojunction cell fabrication are 
typically deposited by plasma enhanced chemical vapor deposition (PECVD), in 
which the silane reactant gas is directly plasma excited, and the substrate for film 
deposition is immersed in the plasma glow.   This results in high energy ion 
bombardment of the c-Si surface which may degrade cell performance  [41]–[43]. 
For PECVD depositions, radio-frequency (RF) generated plasma discharge are 
preferred over direct-current (DC) plasmas due to a significantly lower ion 
bombardment energy for similar discharge parameters [44].   Hot-wire chemical 
vapor deposition (HWCVD) has been proposed as an alternative solution for a-Si:H 
deposition [39], [45], [46]. A HWCVD process does not involve plasma discharge; 
instead the deposition species are generated by the catalytic cracking reaction of 
source gases on a heated catalyzer placed near the substrate [45].  This technique 
typically leads to higher film deposition rates and different film properties compared 
to PECVD [47], [48].  However, reports of metallic impurities incorporation in the 
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depositing film from the heated tungsten wire has been reported which may affect cell 
performance [47], [48]. 
 
1.6.3 RPCVD  
A promising alternative method of depositing optimized films which minimizes or 
completely avoids ion bombardment damage without the drawback of impurity 
contamination is remote plasma enhanced chemical vapor deposition (RPCVD).    In 
RPCVD, unlike in conventional PECVD, instead of directly plasma exciting the reactant 
gas, a noble gas (Ar or He) excited by an inductively coupled RF coil (13.56 MHz) is 
used to generate Ar (or He) metastable species and energetic electrons which then 
selectively excite the reactant gas that is introduced (through a gas ring) between the 
plasma tube and the heated substrate.  Furthermore, in the RPCVD, the substrate is not 
immersed within the plasma glow as is the case in the PECVD. Instead, the distance of 
the substrate with respect to the glow discharge is controlled either by varying the RF 
power or by moving the heater/sample stage without changing any other growth 
parameter. These key features aid us in controlling the film deposition rate, film 
uniformity, and to minimize ion bombardment damage to the sample surface and growing 
film, which could lead to improved passivation quality [24], [49].   The deposition of 
device quality a-Si:H films based on RPCVD  have been previously  investigated [50], 
[51], but to the best of our knowledge there has been no realization of a-Si:H/c-Si 
heterojunction solar cells until now. 
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Chapter 2 Remote Plasma Chemical Vapor Deposition (RPCVD) and 
Semiconductor-on-Metal Technology Description1 
2.1 INTRODUCTION 
Silicon heterojunction (HJ) solar cells enable high open-circuit voltage (Voc) and fill 
factor (FF) with relatively easy processing steps at low temperature (<300 C).  In N-type 
single HJ cells (a-Si:H(p)/c-Si(n)) the p-n junction is formed by the deposition of boron 
doped a-si:H on the front side of the n-type c-Si wafer. The main purpose of the emitter 
a-Si:H(p) layer is to create a band bending to separate photo-generated charge carriers 
while passivating dangling bonds on the c-Si surface (field-effect passivation). A strong 
band bending leads to a decrease in the recombination velocity at the c-Si surface.  
Additionally, a sharp band bending with higher Fermi-level splitting leads to a higher 
Voc.   
The key point for achieving high performance HJ cells is to minimize the generated 
carrier recombination in the structure. The recombination occurs mainly because of the 
defect states in the solar cell and it severely reduces the efficiency.  The defect states can 
be due to low bulk quality of c-Si wafer, poor electrical properties and microstructure of 
a-SI:H emitter layer.  Additionally, lower defect states between the interfaces of emitter-
wafer, TCO-emitter interface, and wafer-back contacts have crucial importance for high 
Voc [52].   
When the interface between emitter and c-Si has high number of defect centers, 
photo-generated carriers recombine and hence Voc drops.  If the carriers overcome the 
junction potential aand reach the doped amorphous layer the disorder in the a-Si:H causes 
                                                 
1 Certain parts of this chapter are reproduced from the following conference articles. All the authors contributed to 
either experimental or technical or both the aspects.  E. U. Onyegam, W. James, R. Rao, L. Mathew, M. Hilali, S.K. 
Banerjee, Amorphous/Crystalline Silicon Heterojunction Solar Cells Via Remote Plasma Chemical Vapor Deposition: 
Influence of Hydrogen Dilution, RF power, and Sample Z-height Position , presented in 39
th
 IEEE PVSC, Tampa, 2013. 
 
 26 
high amount of interface states and thus increased effective recombination probability 
[53].  High defective a-Si:H(p) layer obstructs the charge carriers from reaching the front 
contact due to recombination in the a-Si:H [40].  For a Si HJ cell, the challenge is to 
keep the density of defects states, at the a-Si:H/c-Si interface and in the a-Si:H layer, as 
low as possible to prevent recombination losses.  A high quality a-Si:H emitter layer also 
requires sufficient electrical contact and interface properties with ITO to obtain higher 
FF. 
In this chapter a-Si:H(p)/c-Si(n) solar cell performance is investigated. First, the 
remote plasma chemical vapor deposition (RPCVD) is introduced, then we focus on the 
optimization of a-Si:H(p) as an emitter on N-type bulk Si substrates by probing its 
structural properties and doping profile.  
The film properties are mainly affected by the choice of deposition parameters.  In 
the RPCVD technique the major parameters affecting the characteristics of the a-Si:H 
films are the deposition temperature, hydrogen dilution, plasma power, and sample 
position.  A study of various RPCVD processing parameters were carried out to optimize 
the a-Si:H(p) emitter properties for the single HJ cell applications.  The cells analyzed in 
this chapter have no intrinsic layers between the c-Si and the doped a-Si:H layers, which 
can reduce surface recombination thereby increasing the VOC significantly.   
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Figure 2.1 Schematic diagram of the RPCVD deposition chamber. 
 
2.2 RPCVD SYSTEM DESCRIPTION 
Schematic diagram of the RPCVD is shown in Figure 2.1.  It is a two chamber, 
ultra-high vacuum system with extensive deposition and analysis capabilities.  In its 
current configuration, it consists of a deposition chamber and a load-lock chamber 
(not pictured).  The deposition chamber has a base pressure of 1 x 10
-9
 Torr.  
Samples are introduced into the system through the load-lock chamber (base pressure 
~ 1 x 10
-6
).  Samples as large as three-inch diameter wafers can be processed in this 
system. The wafers are mounted on stainless steel pucks (octagonal rings) which 
allow the wafers to be transferred between chambers and to be held by manipulators.  
During deposition, the plasma source (argon or helium) is introduced through the 
plasma column and excited with a 13.56 MHz RF signal though a matching network 
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and coil.  The excitation of the plasma source by the RF generates a glow discharge 
which is depicted in Figure 2.1.   One notable feature of the RPCVD that 
differentiates it from the conventional PECVD system is the fact that the position of 
the sample with respect to the glow discharge is controllable.  For example, at an RF 
power of ~7 W, the glow discharge extends just short of the sample, as shown in the 
Figure 2.1.  For ~4W RF power, the glow extends to the top of the plasma column, 
which is ~25 cm from the sample.  As the RF power is increased, the visible glow 
region extends closer and closer to the sample until, at ~ 8W RF power, the sample 
begins to be immersed in the visible glow region.  Furthermore, since the 
heater/sample stage is mounted on a bellows, the distance between the sample and the 
glow discharge can be altered without changing any other growth parameter.  This 
key feature aids us in controlling the film deposition rate and to minimize ion 
bombardment damage to the sample surface, which could lead to improved film and 
passivation quality. 
 
 
Figure 2.2 The effect of substrate position and RF power on deposition rate for RPCVD a-Si:H. 
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2.3 P-TYPE A-SI:H FILM CHARACTERIZATION 
The RPCVD is equipped with various precursors, including silane (SiH4), 
Germane (GeH4), n-type (PH3) and p-type (BF3) dopants, which allow us the 
versatility of depositing doped and undoped single crystalline, microcrystalline, and 
amorphous flims of Si, Ge and their alloys.  Our main focus so far has been on the 
deposition and characterization of the RPCVD-deposited p-type amorphous Si films 
as well as the realization of Si and Ge heterojunction solar cells based on the films.    
The typical deposition conditions for p-doped a-Si:H films (p-layer) were as 
follows: source gas was pure SiH4 (25 sccm), 100 ppm B2H6/He mixture (100 sccm), 
Ar plasma (400 sccm), 200 °C substrate temperature and a deposition pressure of 600 
mTorr. The RF power supplied to the plasma is typically 7-60 W, resulting a 
deposition rate which is dependent on the position of the substrate with respect to the 
plasma column (Figure 2.2).  As shown in Fig. 2, the deposition rate is sensitive to 
the position of the substrate relative to the plasma and gas feed rings. At an RF power 
of 7W, increasing the distance of the substrate from ~6 cm to ~ 12 cm away from the 
plasma column results in a 48% decrease in the deposition rate and 71% improvement 
in uniformity within a 3-inch square area as indicated by the error bars. The 
deposition rate is independent of temperature between 40 and 300 °C.  Moreover, as 
shown in Fig. 2, at a fixed substrate position of ~ 12 cm, increasing the RF power to 
30 and 60 W increases the deposition rate from 1.6 nm/min (7W) to 2.3 nm/min and 3 
nm/min, respectively without degrading the film thickness uniformity. Hydrogen 
dilution suppresses the deposition rate, similar to what has been reported in PECVD 
systems. 
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Figure 2.3 (a) Raman spectra of a-Si:H films deposited by RPCVD at different temperatures. (b)  
Cross-sectional transmission electron microscopy (TEM) of the RPCVD-deposited film on a 
crystalline Si substrate. 
 
Structural and elemental analysis of p-type doped a-Si:H film RPCVD-deposited 
a-Si:H films have been conducted by Raman Spectroscopy, Transmission Electron 
Microscopy (TEM), and Time-of-Flight Secondary Ion Mass Spectrometry (ToF-
SIMS).   Figure 2.3 (a) shows the Raman spectra of undoped a-Si:H  films 
deposited on glass slides at different temperatures.  The figure shows the 
characteristic broad amorphous peak at 480 cm
-1
 for the various deposition 
temperatures.  Moreover, the absence of a 520 cm
-1
 peak which corresponds to the 
transverse optical (TO) band of crystalline silicon suggests that the films do not 
contain any crystalline phases.   Cross-sectional TEM was used to further analyze 
the structure of the film deposited at 200 °C at shown in Figure 2.3 (b).  The image 
shows that the film is clearly amorphous, in agreement with the Raman results.  
Figure 2.4 shows the ToF-SIMS analysis of p-type a-Si:H film deposited on SiO2. 
The total boron concentration of the film is ~1 x 10
20
 cm
-3
.   Efforts are currently 
underway to measure the electrical conductivity of these film. 
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Figure 2.4 Time-of-Flight Secondary Ion Mass (ToF-SIMS) profiles of p-type (boron) doped a-
Si:H films deposited on SiO2. 
 
 
 
 
Figure 2.5 Schematic structure of a single a-si:H/c-Si heterojunction solar cell used in p-
layer optimization. 
 
2.4  DEVELOPMENT AND OPTIMIZATION OF SINGLE HETEROJUNCTION CELLS 
2.4.1 Motivation 
Single a-Si:H/c-Si heterojunction (SHJ) solar cells with the structure shown in Figure 
2.5 were fabricated by RPCVD in order to characterize the influence of H2 dilution, RF 
power, and sample z-height position on cell performance. The SHJ cells were fabricated 
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without the intrinsic a-Si:H  (i-layer)  passivation as used in typical heterojunction cells 
in order to decouple its effect on the evaluation the RPCVD-deposited p-layer quality. 
2.4.2 Experimental Process 
The SHJ solar cells were fabricated on n-type single-side polished (100) Czochralski 
(CZ) Si wafers with resistivity of 0.5- .75 Ω-cm and n+ POCl3-diffused back surface 
field (BSF).  Prior to p-type a-Si:H deposition, the wafers were cleaned for 8 min in 2:1 
mixture of H2SO4:H2O2, followed by 5 min rinse in de-ionized water and then de-wetted 
in concentrated HF for 1 min. The H2 flow rate was varied from 0 to 100 sccm, which 
corresponds to a dilution ratio, R = H2/SiH4 from 0 to 4.  With R ≥ 2, the minimum RF 
power required to achieve a reproducible deposition rate is ~30 W, therefore in this study 
a minimum RF power of 30 W is used when H2 dilution is incorporated. After RPCVD 
deposition, 100 nm of indium tin oxide was sputtered over the p-layer, followed by 
evaporated Al rear contact. The 1.1 cm
2
 SHJ cells were characterized (without front 
metal grids) using the WCT-120 Suns-VOC Tester.  Prior to external quantum efficiency 
(EQE) and J-V measurements, the front contacts were formed by screen-printing Ag grid 
lines. 
2.4.3 Results and Discussions 
A summary of the VOC vs. H2 dilution ratio is shown in Figure 2.6 (a) for cells 
deposited at an RF Power of 60 W with p-layer thickness of 8 nm.  The results suggest 
that an optimal dilution ratio, R ≤ 2 is necessary to prevent the degradation of VOC due to 
H2 flow.  For comparison, cells were fabricated at an RF power of 30 W and R = 2 in 
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order to investigate the possible effect of RF power on VOC. As shown in Figure 2.6 (a), 
the cell fabricated at 30 W exhibits +11 mV enhancement in VOC compared to the cell 
fabricated at 60 W (R = 2).  In order to confirm that the observed enhancement in VOC at 
30 W is not film thickness related, cells were fabricated in which the p-layer thickness 
was varied from 5 to 20 nm at 30 W and 60 W RF power (Figure 2.6(b)).  The cells 
fabricated at both RF powers show a similar trend of increasing VOC with p-layer 
thickness between 5-12 nm, followed by negligible increase in VOC beyond 12 nm.   
Furthermore, the results clearly indicate a correlation between RF power and VOC. 
 
 
Figure 2.6.  (a) Influence of (a) H2 dilution on VOC and (b) RF power on VOC as a function of p-
layer thickness for H2 dilution, R =2. 
 
The external quantum efficiencies (EQE) of the completed cells from Figure 2.6 (b) 
are plotted in Figures 2.7(a) and 2.7(b) for 30 W and 60 W, respectively.  The cells at 
both RF powers show decreasing short wavelength (400-600 nm) response with 
increasing film thickness, due to recombination in the p-layer.  As shown in Figure 2.7, 
(a) (b) 
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when the p-layer thickness is increased from 5nm to 20 nm, the integrated current density 
(JSC) drops by 1.7 mA/cm
2
 and 1.5 mA/cm
2
 for 30 W and 60 W RF power, respectively.  
 
 
Figure 2.7. External quantum efficiency (EQE) as a function of p-layer thickness for cells 
fabricated at (60W) and (b) 30 W RF power. 
 
Figure 2.8 shows the p-layer thickness dependence of the a-Si:H/c-Si heterojunction 
solar cell parameters extracted from the J-V characteristic curves for  30 W and 60 W 
RF power. At a p-layer thickness of 20 nm, the 30 W cell exhibits a superior VOC of 
~630mV, compared to ~605 mV for the 60 W cell (Figure 2.8(a)), which may be 
attributed to reduced ion-bombardment damage of the c-Si surface and the growing a-
Si:H p-layer. Furthermore, at a p-layer thickness of 12 nm, the 30 W cell exhibits a VOC 
of 625 mV, which is comparable to the HWCVD results of 627 mV [46] and 630 mV 
[39] reported on a similar single-heterojunction cell architecture with diffused BSF, high 
lifetime float zone (FZ) wafer, i-layer passivation (i/p-layer thickness = 11 nm)  by the 
National Renewable Energy Laboratory (NREL).  Moreover, in the 21.5% efficiency 
HIT cell with 710 mV reported by Sanyo [38] it was indicated that the VOC does not 
(a) (b) 
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exceed 600 mV without i-layer passivation. These results suggest the RPCVD as a 
potential technology to deliver low plasma damage and improved passivation for Si 
heterojunction solar cells. It would be interesting to see the effects of RPCVD i-layer a-Si 
compared with PECVD, therefore this would part of a future investigation study. 
 
Figure 2.8.  The influence of RF power on (a) VOC, (b) JSC, (c) FF, and (d) η c as a 
function of p-layer thickness. 
 
The conversion efficiency vs. p-layer thickness is shown Figure 2.8(d) for 30 W and 
60 W RF power. A peak efficiency >16% is achieved with both RF power at a p-layer 
thickness of 5 nm. For the two RF power cases, the efficiency decreases from the peak 
value with p-layer thickness due to decreasing Jsc and FF.  However, the decrease in 
efficiency with p-layer thickness is less pronounced at 30 W compared to 60 W RF 
power.  The J-V characteristics of the heterojunction cells with p-layer thickness of 5 nm 
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are shown in Figure 2.9 for both RF power of 30 W and 60 W. While the 30 W cell 
exhibits 19mV higher VOC at this thickness, the gain in VOC is offset by a relatively 
higher FF of the 60 W cell (78.13% vs. 76.79%), resulting in a comparable efficiency of 
>16%. The enhanced FF of the 60 W cell at this thickness is not well understood, but 
may be related to the variation in metallization and/or improved dopant activation.  
 
 
Figure 2.9.  Comparison of the current density-voltage (J-V) characteristics of cells fabricated at 
30 W and 60 W with p-layer thickness of 5 nm. 
 
The effect of ion-bombardment damage on heterojunction cell performance was 
further investigated by varying the sample z-height position with respect to the plasma 
discharge.  In this experiment, the RF power was set to 7 W with no H2 dilution (R = 0).  
A p-layer thickness of 16 nm was chosen since there is negligible VOC variation with 
thickness at this thickness regime. Figure 10 shows the EQE response for two z-height 
positions of ‘Z = 3-23’ and ‘Z=4-4 ’, where the latter position is approximatel  3.5 cm 
farther away from the plasma discharge than the former. The cell with the higher z-height 
position (Z = 4-40) exhibits improvements in both integrated current (JSC, +1.6 mA/cm2) 
and VOC (+9 mV) as shown in the inset of Fig. 10. This result emphasizes the significance 
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of the RPCVD in minimizing ion-bombardment of the c-Si surface and the growing a-
Si:H film, even at a low RF power of  7W.  Moreover, the results suggest that there 
exists a growth-condition-(gas flow rates & RF power) dependent optimal z-height 
position necessary to minimize ion-bombardment damage.  
 
Figure 2.10.  External quantum efficiency (EQE) of heterojunction cells fabricated at 7W (no H2 
dilution) at two different sample z-height positions. 
2.5 CONCLUSION 
Single heterojunction hydrogenated p-type doped amorphous silicon/monocrystalline 
Si (a-Si:H/c-Si) cells of varying H2 dilution ratios, RF power, and sample position with 
respect to the plasma discharge were fabricated using remote plasma enhanced chemical 
vapor deposition (RPCVD), without intrinsic a-Si:H (i-layer) passivation. It was found 
that a hydrogen dilution ratio, R ≤ 2 is necessary to minimize the degradation of the 
open-circuit voltage (VOC). Furthermore, a comparison of the RF power on device 
performance shows enhancements in cell performance, including approximately ~20 mV 
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improvement in VOC at 30 W vs. 60 W, which can be attributed to a reduction in ion-
bombardment damage. Finally, it was found that a higher sample z-height position (away 
from plasma glow) yields improvements in JSC and VOC of 1.6mA/cm
2
 and 9mV, 
respectively at the low RF power of 7 W.   These results suggest that the RPCVD is a 
potential technology to deliver low plasma damage and improved passivation for Si 
heterojunction solar cell. 
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Chapter 3 Realization of Single and Dual Heterojunction Solar Cells on 
Ultra-thin ~25 μm, Flexible Silicon Substrates2 
3.1 MOTIVATION 
In the crystalline Si solar cell industry, there is a push to reduce module cost 
through a combination of thinner wafers and increased cell efficiency.  Reducing the Si 
wafer thickness below 100 µm can potentially improve cell efficiencies largely due to the 
enhancement in the open circuit voltage (VOC) of the cell in the Auger recombination 
limited regime [20], [29], [54]–[56]. Furthermore, reducing the Si wafer thickness 
minimizes bulk recombination in the cell.   However, achieving solar cells with sub-100 
µm substrates cost-effectively is a formidable task because such thin substrates impose 
stringent handling requirements and thermal budget due to their flexibility, ease of 
breakage, and low yield. 
We have developed a kerf-less process in which ultra-thin (~25 µm) and flexible 
monocrystalline Si substrates can be obtained through an exfoliation technique from a 
thicker bulk Si wafer [24].  These substrates, when exfoliated, have thick metal backing 
and are designated as Semiconductor On Metal (SOM®).  The metal backing provides 
mechanical support to the thin Si and enables ease of processing of the SOM substrates 
for semiconductor device fabrication.   
It is well known that solar cells based on thin substrates require excellent 
passivation of the front and rear surfaces in order to maximize cell performance.  For 
cells based on SOM substrates, it is observed that the temperature limit of cell processing 
and module integration of such substrates is around 200-300 C.  That is why a-Si:H 
                                                 
2 Certain parts of this chapter are reproduced from the following journal article. All the authors contributed to either 
experimental or technical or both the aspects.  E. U. Onyegam, D. Sarkar, S. Saha, L. Mathew, R. A. Rao, M. Hilali, 
R. S. Smith, D. Xu, D. Jawarani, R. Garcia, M. Ainom, J. G. Fossum, S. K. Banerjee, Realization of dual-
heterojunction solar cells on ultra-thin ~25 μm , flexible silicon substrates, Appl. Phy. Lett., Vol. 104, pp. 153902, 2014 
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heterojunction solar cell architecture [38], [57]–[62] with maximum process temperature 
of ~250 C is deemed appropriate for solar cells based on SOM type substrates.  In this 
chapter, we demonstrate improvement in open-circuit voltage of exfoliated Si HJ solar 
cells on SOM substrates. First, the performance of single HJ cells on SOM-type 
substrates with various rear passivation and metal contact schemes are compared. Losses 
in these devices are identified with the Florida object-oriented (two-dimensional) device 
simulator, FLOODS [63], [64]. 
   
Finally, the dual HJ architecture is investigated in order 
to achieve improved surface passivation and cell open-circuit voltage. 
 
 
 
Figure 3.1.  Process for realization of exfoliated semiconductor-on-metal (SOM) substrates: (a) 
electroplated Ni stressor la er on Si substrate, (b) thermal c clin  between 25    and 27   C and 
(c) exfoliated SOM substrate and residual parent wafer.  
 
3.2   SOM TECHNOLOGY AND EXFOLIATED HJ CELL FABRICATION PROCESS FLOW  
3.2.1 Description of SOM Technology 
The SOM process for obtaining ultra-thin Si substrates is illustrated in Figure 3.1.  
The process involves electroplating of a Ni stressor layer on a thick (>200 µm) parent 
wafer.  Subsequently, a thermal cycling process (<300 °C) is carried out during which 
internal stresses are created in the substrate due to the thermal expansion mismatch 
a) b) c) 
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between the metal and Si substrate. The thermal mismatch stresses result in exfoliation of 
a thin monocrystalline Si layer from the substrate. The exfoliation is aided with a 
mechanical wedge, which leads to fracture along a sub-surface plane of the substrate.  
The thickness of the exfoliated Si can be controlled between 10 and 80 μm  y modulating 
the residual stresses in the metal and Si substrate system, which are determined by the 
annealing temperature, metal profile and the electroplating process that introduces 
stresses in the metal during plating.  The low annealing temperature of < 300 
o
C makes 
the SOM process compatible with standard amorphous silicon heterojunction fabrication 
process.  
 
 
Figure 3.2 a) Surface roughness of exfoliated thin-film silicon (b) TEM image of microstructure 
of the exfoliated Si. 
 
Figure 3.2 shows the physical characteristics of a typical as-exfoliated foil.  The 
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microscope image of the surface of the Si shows ridges of approximately 0.2 µm in 
height and, as expected for a fracture surface, these ridges run perpendicular to the crack 
propagation direction.  In order to further investigate if the mechanical exfoliation 
process introduces cracks or defects in the Si foil, TEM imaging was used to study the 
microstructure of the exfoliated Si.  The TEM micrograph in Fig 3.2 (b) shows that the 
perfect crystallinity of the Si wafer is preserved after exfoliation, as indicated by the 
lattice fringes in the image.  No defects or microcracks are observed.   
After exfoliation, a negative residual strain remains in the nickel film. 
Accordingly, there exists a compressive stress component in the silicon layer and tensile 
stress component in the metal layer.  The residual strain  which determines the 
mechanical strength and reliability of such a composite foil has been analyzed 
previously[1].   Assuming that the thicknesses of the silicon layer and the metal are  
and , respectively, Young’s modulus  and  oisson’s ratio  for silicon, and  
and  for nickel, respectively, based on the assumption of plain strain condition, the 
stress distribution in silicon layer is given as  
  for , (1) 
 
where, ,  and . Eq. (1) shows that the 
stress in the silicon layer is determined by the coefficient, n, for a certain value of . 
Figure 3.3 shows the variation of the coefficient  with as  and  for 
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a typical exfoliated Si substrate. It can be seen that is positive for  and, 
accordingly, the stress in the entire silicon layer is negative or compressive. It is known 
that silicon is a brittle material and is prone to breakage under tensile stress. This 
compressive stress from  can offset tensile stresses resulting from occasional external 
forces during handling of the silicon foils and tensile thermal stresses due to the 
mismatch of coefficients of thermal expansion of silicon and nickel at high temperature. 
Therefore, the existence of  makes the exfoliated substrate extra rugged and improves 
the yield of exfoliated substrate during handling and further processing.  
 
 
Figure 3.3 The variation of stress coefficient  for . The upper inset shows the 
residual strain  between Si and Ni layers and the co-ordinate system used to compute the 
stress distribution.  The lower inset schematically shows the stress distributions in Si and Ni 
layers after the exfoliation. Our exfoliation process can exfoliate wafers at least up to 8 inch 
diameter [1].  
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3.2.2 Exfoliated Heterojunction Cell Fabrication Process Flow 
The schematic process flow for the realization of HJ cell on SOM substrate is shown 
in Figure 3.4.  The process begins with pre-forming a uniformly diffused n+ c-Si 
junction on thick (>2   μm) wafer (<1  > monocrystalline,   1-1 Ω-cm CZ, n-type Si) 
by POCl3 diffusion (Figure 3.4(b)). This is followed by silicon nitride (Si3N4, ∼100 nm) 
passivation (Figure 3.4(c)), Al/Ti/Ni (20 nm/20 nm/20 nm) seed metal film stack 
deposition and 50-55μm thick Ni electroplating (Figure 3.4(d)). For Dual HJ cell 
fabrication, the process steps in Figures (Figure 2.4(b) and (c) are replaced with a-si:H 
(i/n+) bilayer and Indium Tin Oxide (ITO) depositions, respectively. Subsequently, a 
thermal cycling process (<300 °C) is carried out during which internal stresses are 
created in the substrate due to the thermal expansion mismatch between the metal and Si 
substrate. The thermal mismatch stresses result in exfoliation of a thin monocrystalline Si 
layer from the substrate (Figure 1(e)).  The residual parent wafer can be reused for 
further exfoliations. 
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Figure 3.4.  Process flow for the realization of exfoliated single and dual HJ cells on SOM 
substrates. 
 
 
Remote plasma enhanced chemical vapor deposition (RPCVD) [49], [65] is carried 
out to deposit the emitter layer stack.  ITO is sputter deposited as a transparent 
conducting oxide (TCO).  In the final step, low temperature Ag paste (PV-412 from 
DuPoint) is screen-printed to form the front contact (Figure 1(f)).  The solar cell is 
subsequently heated at 130 °C for 30 min to cure the Ag paste.   A photographic image 
of the completed HJ solar cell on flexible SOM substrate is shown in Figure 2.  
 
 
Figure 3.5.  Photographic image of a completed HJ solar cell on 25 µm SOM substrate. 
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3.3 Single and Dual HJ Cell Fabrication  
3.3.1 Single HJ Cells on Bulk and Exfoliated Thin Substrates 
Prior to the realization of HJ cells on SOM substrates, single HJ solar cells were 
fabricated first on 500 µm CZ n-type bulk Si substrates with POCl3 diffused n+ back 
surface field (BSF) and Al evaporated rear contact, as shown in Figure 3(a). P-type a-
Si:H (p-layer) films of varying thicknesses were deposited by RPCVD in order to 
determine an optimal film thickness needed to maximize the VOC, as measured using 
WCT-120 Suns-VOC tester [66] .  The deposition conditions for the p-layer were as 
follows: source gas was pure SiH4, 100 ppm B2H6/He mixture, Ar plasma, 200 °C 
substrate temperature and a deposition pressure of 600 mTorr, and 7W RF power. Figure 
3(b) shows the effect of p-layer thickness on the VOC.  The VOC initially increases with 
p-layer thickness due to enhanced electric-field induced passivation [67] and then 
saturates at ~ 630 mV for p-layer thickness ≥ 1  nm    
 
 
Figure 3.6  (a) Schematic structure of  a sin le HJ solar cell on bulk 5   μm Si substrate and (b) 
the effect of a-Si:H p-layer thickness on Suns-VOC for the cell structure shown in (a). 
 
 
Single HJ cells on exfoliated 25 μm SOM su strates with and without rear 
passivation were fabricated in order to optimize the long wavelength response of the thin 
cells. The single HJ cell structure S1 (Figure 3(a)) has uniform rear metal coverage and 
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no rear passivation similar to that of the single HJ cell on bulk substrate, while cell 
structure S2 (Figure 1(f) has local nitride passivation with local (un-optimized) rear 
contact.  Both structures have uniform n
+
 diffusion as BSF with surface doping 
concentration, NS=1x10
20
 cm
-3
, junction depth Xj = 0.5µm, and front-side emitter p-layer 
thickness of 10 nm. Internal quantum efficiency (IQE) and reflectance (R) spectra for 
cells based on structures S1 (cell S1) and S2 (cell S2-1) are shown in Figure 4.  Both cell 
structures exhibit comparable short wavelength response, as can be deduced from the 
overlap of the IQE’s in the 3  -500 nm wavelength region due to the similar p-layer 
thickness used.   The reduced quantum efficiency at mid-to-long wavelength region for 
cell S1 is due to additional recombination at the non-passivated rear surface. Local 
contacts and passivation at the rear of the cell reduce recombination and significantly 
improve device performance at longer wavelengths as observed from the increase in VOC 
by 22 mV and a more significant increase in JSC by 4.4 mA/cm
2
 for cell S2-1 (structure 
S2), compared with cell S1 (structure S1).  These results suggest that structure S2 is the 
more favorable of the two in order to improve the performance of the HJ cells on SOM 
substrates.  
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Figure. 3.7. IQE and reflectance spectra of exfoliated single HJ cells with and without rear-side 
passivation (p-layer = 10 nm in both cases). 
 
FLOODS simulation was used as a guide to understand the performance limiting 
factors in the single HJ cells on SOM substrates at long wavelengths.  The 2-D feature of 
FLOODS is useful for simulating cell structures with local doping and local back 
contacts similar to structure S2.  It was found that the VOC of the single HJ structures (S1 
and S2) is limited by excessive band-to-band Auger carrier recombination in the heavily 
doped, uniform n
+
 diffusion region (NS=1x10
20
 cm
-3
 and junction depth Xj = 0.5µm) and 
at the rear surface.  Although, rear surface recombination is slightly mitigated by the use 
of Si3N4 passivation in structure S2 as seen from the increased VOC of cell S2-1 as 
compared to that of cell S1, a more drastic improvement would be expected with 
optimized doping and/or cell structure. A viable architecture that addresses these issues is 
similar to that of the PERL (passivated emitter with rear locally diffused) cell [27], 
comprising of local rear doping and local rear contact with improved rear surface 
passivation.  FLOODS simulation (Figure 3.8 (b)) shows that an efficiency of > 17% (16 
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µs bulk lifetime, no light trapping) or >20% with light trapping is attainable with this 
optimized structure on 25 µm SOM substrate [24].  
3.3.2 Exfoliated Dual HJ Cell Fabrication 
An alternate structure for improving SOM HJ cell performance is the dual HJ 
structure shown in Figure 1(f).  The dual HJ structure offers several advantages 
including, but not limited to uniform rear-side passivation,  process simplicity (no 
photolithography and dopant diffusion steps) and low temperature process (entire cell 
structure can be completed at < 300 °C), all of which could lead to improved cell 
performance. The process flow for the fabrication of dual HJ cells on SOM substrates in 
this work is as depicted in Figure 1.  Deposition of rear a-Si:H i-layer/n-layer film was 
done using an optimized industrial PECVD system while the front i-layer/p-layer stack 
was carried-out in our in-house RPCVD system with un-optimized process.  The 
deposition in different systems was done to expedite our cell development process and to 
avoid cross-contamination since the RPCVD tool is a single chamber system.  Dual HJ 
cells on SOM substrates were fabricated with and without front a-Si:H i-layer 
passivation, while the rear i-layer/n-layer a-Si:H thickness was fixed at 4 nm/5 nm. The J-
V characteristics of the fabricated dual HJ cells are shown in Figure 5 and the 
EQE/reflectance and IQE spectra of the cells are shown in Figures 6(a) and 6(b), 
respectively.  First, the effect of p-layer thickness on the performance of the dual HJ 
cells was investigated by comparing cells with p-layer thicknesses of 6 nm (cell D1) and 
12 nm (cell D2). As summarized in the inset of Figure 5, cell D2 shows moderately 
higher conversion efficiency of 13.4% (VOC = 645 mV, JSC = 31.35 mA/cm
2
, and FF = 
66.2%), compared to 12.9% (VOC = 535 mV, JSC=32.8 mA/cm
2
, and FF=73.9%) for cell 
D1.   
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Figure 3.8 J-V characteristics at AM 1.5G illumination for single and dual HJ cells with different 
a-Si:H i/p thicknesses. The dual HJ cells (D1, D2, D3) have identical a-Si:H i/n+  thickness at  
the rear, while the single HJ cell (S2-3) has uniform n+ diffusion and nitride passivation at the 
rear.  
 
 
 
 
 
Figure 3.9 (a) EQE and reflectance spectra of exfoliated single and dual HJ cells shown in Figure 
5, and (b) IQE spectra extracted from corresponding EQE and reflectance curves. 
 
It is apparent that a thicker p-layer significantly improves VOC due to the improved 
field-induced passivation.  However, the resulting improvement in cell performance is 
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slightly offset by the reduced JSC and FF due to the absorption losses and increased series 
resistance, respectively, of the thicker p-layer as shown in Figure 5. The J-V, 
EQE/reflectance and IQE spectra for the best single HJ cell (cell S2-3, structure S2) with 
12 nm p-layer are also shown for comparison in Figures 5 and 6.    Compared to the 
single HJ cell (S2-3), the dual HJ cell (D2) with comparable p-layer thickness shows 
reduced recombination at the rear of the cell as can be seen from the improved EQE and 
IQE response in the long wavelength region (>900 nm) thereby increasing the VOC by 40 
mV, JSC by 1.8 mA/cm
2
, and fill factor (FF) by 3.4% absolute, and the overall efficiency 
by 2.2% absolute.   
Further improvement in the dual HJ cells was investigated by incorporating ~7 nm 
thick i-layer to provide chemical passivation of the c-Si front surface dangling bonds. The 
J-V characteristics and EQE/IQE response for cell D3 are also shown in Figures 5 and 6, 
respectively.  As summarized in the inset of Figure 5, inclusion of  i-layer increased 
VOC by 17mV  (from 645 mV to 662 mV) relative to cell D2 (no i-layer), however the  
FF is significantly reduced thereby decreasing the conversion efficiency by 2.4% 
absolute.  The reduction in FF with inclusion of i-layer can be ascribed to a combination 
of the anomalous “S”-shape (Figure 5) due to defect states at a-Si:H/c-S interface [68] 
possibly resulting from unintentional metallic contamination from the rear side backing 
of the SOM substrates,  as well as additional series resistance contribution from the i-
layer.   The inset of Figure 5 also shows the dark saturation current density (Jo) for the 
single and dual HJ SOM cells as estimated by equation (3.1).  As expected, there is a 
strong correlation between Jo and device structure.   For the cells with similar p-layer 
thickness of 12 nm, Jo of the dual HJ cell (D2) decreased by a factor of 4.5 compared to 
that of the single HJ cell (S2-3) due to the reduction in recombination at the rear of the 
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cell.   In sample D3, Jo decreased further by a factor of ~2 from that of sample D2 due to 
the addition of front side i-layer passivation.  
 
             
     
   
          (3.1) 
Computer simulation was performed to investigate the bulk and surface quality of 
the dual HJ cells. Here, PC1D [69] was used instead of FLOODS for simplicity since the 
dual HJ cells have 1-dimensional surface design. Moreover, with PC1D the performance 
of an a-Si:H/c-Si heterojunction cell can be approximated by a c-Si homojunction cell by 
assuming that the a-Si:H layer is mainly for passivation and is sufficiently thin such that 
no absorption takes place within the layer.  To approximate the effective surface 
passivation due to the a-Si:H films,  c-Si wafers ( CZ, double-side polished, 0.1-1 Ω-cm, 
<100>, 200 µm) comparable to those used in single and dual HJ cell fabrication were 
passivated on both surfaces with various a-Si:H stacks and with quinhydrone/methanol 
(QHY/ME) solution using 0.01 mol/dm
3
 concentration for comparison.  Previous work 
has shown this concentration of QHY/ME to passivate high resistivity float zone wafers 
with a surface recombination velocity (SRV) of 7 cm/s [70].  Figure 7 shows the 
effective minority carrier lifetimes (τeff) for the various passivation schemes as a function 
of the injection level  as measured by photoconductance decay method in the quasi-
steady-state mode (QSSPCD), using a Sinton lifetime tester (WCT 120) [66].  The 
surface recombination velocity (S) summarized in the inset of Figure 7 was calculated 
based on equation (3.2), where d is the Si wafer thickness and τb is the bulk lifetime. 
                    
   
 
 
  
 
    
 
 
  
 .       (3.2) 
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Figure 3.10.  Effective carrier lifetime vs. injection level for c-Si wafers passivated with different 
a-Si:H layers and QHY/ME.  The lifetime values shown in the inset were measured at an 
injection level of 2 x10
15
 cm
-3
. 
 
 
Figure 3.11.  PC1D simulated (a) VOC, JSC and (b)  efficiency vs. substrate thickness for  Sr = 
80 cm/s and various Sf 
 
The  ulk lifetime (τb) of the substrate in the simulation is approximated to be equal 
to the effective lifetime of a QHY/ME passivated su strate (i e  τb  = τeff, QHY/ME  = 172 
µs) as determined from the lifetime measurement (Figure 7) while a front surface 
reflectance of 15% was calculated from the weighted average reflectance from Figure 6. 
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The simulated cell performance versus substrate thickness for various front surface 
recombination velocities (Sf) is shown in Figure 8. The key results from the simulation 
are summarized in Table I.  For a 25 µm cell with Sf and Sr of 742 cm/s and 22 cm/s, 
respectively (as estimated from the lifetime measurements and equation (2) ),  the 
simulation predicts a conversion efficiency of 14.9% (VOC = 720 mV, JSC = 31.6 
mA/cm
2
, and FF = 0.655). The predicted VOC of 720 mV is significantly higher than the 
experimental value of 645 mV (cell D2).  As mentioned earlier, unintentional front 
surface contamination due to the metal backing of the SOM substrate could degrade 
surface passivation.   Therefore Sf was increased to 20,000 cm/s, resulting in a more 
comparable VOC of 656 mV  and η = 13 3    Moreover, at this value of Sf, the 
simulation predicts an efficiency of 16.6% (VOC = 656 mV, JSC = 31.7 mA/cm
2
, and FF = 
  8 1) if the series resistance is reduced from     Ω-cm2 to a more acceptable value of 
  5 Ω-cm2 typical of HJ solar cells.      Furthermore, for a more optimized cell 
comprising minimal surface contamination and series resistance the simulation predicts a 
conversion efficiency >20% for the exfoliated 25 µm cell, assuming 5% average 
weighted front surface reflectance which is achievable by incorporating surface texturing 
[71][29].    
 
TABLE 3.1 Overview of the performance of our exfoliated 25 µm Si dual HJ cell compared with 
simulation results.
Dual HJ cell Sf/Sr (cm/s) Rs/Rshunt (Ω-cm
2) VOC (mV) JSC (mA/cm
2) FF η (%) 
Exp. 25µm (this work, D2) -- 4.4/871 645 31.4 0.662 13.4 
Simulated 25µm 742/22 4.4/871 720 31.6 0.655 14.9 
Simulated 25µm 20,000/22 4.4/871 656 31.6 0.642 13.3 
Simulated 25µm 20,000/22 0.5/871 656 31.7 0.801 16.7 
Simulated 25µm low Rs & textured 742/22 0.5/871 723 35.5 0.800 20.6 
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3.4 Conclusions  
In this chapter, HJ solar cells with various rear passivation and contact schemes were 
fa ricated on ~25 μm SOM su strates and losses in these devices were investigated  y numerical 
simulation in order to maximize cell performance. Employing the dual HJ architecture resulted in 
the improvement of open-circuit voltage from 605 mV (single HJ) to 645 mV and conversion 
efficiency from 11.2% (single HJ) to 13.4% without front side i-layer passivation. Addition of 
sub-optimal front side a-Si:H i-layer passivation resulted in further enhancement in the dual HJ 
VOC to 662 mV.  Simulation and experimental results indicate that the dual HJ cell performance 
in this study is limited by the VOC and FF.  Improvements in VOC and fill-factor (FF) can be 
achieved with adequate surface preparation prior to hydrogenated amorphous silicon (a-Si:H) 
deposition and optimized  a-si:H layers.  Moreover, simulation results show that 
implementation of surface texturing along with the dual HJ architecture should lead to 
conversion efficiency > 20%.  
  
 56 
Chapter 4 Realization of Exfoliated, Thin Flexible Ge Heterojunction 
Solar Cells3 
4.1 INTRODUCTION 
 
Germanium substrates are favored for use as bottom cells in most space/satellite 
applications and high-efficiency multi-junction terrestrial solar cells because of their wide 
photo-absorption spectrum and superior conversion efficiency.  In these applications the 
main emphasis is on increasing the cell efficiency as opposed to cost reduction.  
Recently, there has been more widespread research focus on low-cost, low band-gap 
alternatives to the traditionally used III-V substrates in thermophotovoltaic (TPV) 
systems and mechanically-stacked, high efficiency solar cells, where cost-effectiveness is 
important. For this purpose, both Si [72]–[75] and Ge [76]–[79] substrates have been 
investigated.  Compared to Si, Ge is better suited to be used as a substrate for TPV and 
as bottom cells in high efficiency solar cells because of its lower band gap, which 
captures the lon  wavelen th part of the spectrum.  However,    ermanium’s 
comparatively higher cost and mechanical fragility (especially for thin substrates) pose 
some challenges.   
In this study, these two key challenges mentioned above are simultaneously 
addressed with a novel exfoliation process capable of producing sub-50µm thin, 
mechanically flexible monocrystalline Ge (c-Ge) foils from a parent Ge wafer.  The 
                                                 
3Certain parts of this chapter are reproduced from the following journal article. All the authors contributed to either 
experimental or technical or both the aspects. E. U. Onyegam, D. Sarkar, M. Hilali, S. Saha, R. A. Rao, L. Mathew, D. 
Jawarani, W. James, J. Mantey, M. Ainom, R. S. Garcia, S. K. Banerjee, Exfoliated, thin, flexible germanium 
heterojunction solar cell with record FF=58.1%, Sol. Energy Mat. and Sol. Cells, Vol. 111, pp. 206-211, April, 2013. 
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superior absorption coefficient of Ge means a thinner and mechanically robust Ge foil 
could reduce the cost difference with the relatively cheaper Si substrates.  First, 
computer simulation was used as a guide to study the influence of substrate thickness on 
the open-circuit voltage (VOC), short-circuit current (JSC), and conversion efficiency of Ge 
cells.  Then, our novel exfoliation technology was applied to realize a thin 50 μm Ge-on-
metal flexible substrate upon which a-Si:H/c-Ge heterojunction cells were fabricated with 
the  use of a remote plasma-enhanced chemical vapor deposition (RPCVD) reactor. 
Finally, the performance of the exfoliated 50 μm and bulk 500 μm a-Si:H/c-Ge 
heterojunction cells are compared and suggestions for further improvement are presented. 
  
  
Figure 4. 1.  Schematic structure of the Ge homojunction cell used in the simulations in PC1D. 
 
4.2 DEVICE SIMULATION 
Computer simulation was done using PC1D [69], in order to determine the influence 
of substrate thickness and other parameters on the Ge homojuction cell structure shown 
in Fig. 4.1. An overview of the typical simulation parameters used is given in Fig. 4.2(a).   
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Fig. 4.2(b) shows the simulated VOC and JSC as a function of substrate thickness for 
various minority carrier lifetimes. As shown in Fig. 4.2(b), the VOC increases with 
decreasing substrate thickness due to a decrease in the bulk recombination.  For thin 
cells, the JSC has negligible sensitivit  to the minorit  carrier lifetime (τ)—which relaxes 
the requirement for the more expensive high lifetime substrates.    
 
  
Figure 4.2  (a) Overview of parameters of Ge cell used for simulation in PC1D, (b) simulated 
VOC and JSC vs. substrate thickness for various carrier lifetimes and fixed surface recombination 
velocity, Sfront =Sback = 100 cm/s, (c) simulated efficiency vs. substrate thickness for various 
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carrier lifetimes and surface recombination velocities, and (d) simulated efficiency vs. substrate 
thickness for various front and rear reflectance. 
 
A plot of the efficiency as a function of substrate thickness for various minority 
carrier lifetimes (τ) and surface recombination velocities (Sfront = Srear 
 
= S) is shown in 
Fig. 4.2(c).  For hi h minorit  carrier lifetime (τ = 1   µs, 5   µs) the efficienc  is 
sensitive to both surface recombination and substrate thickness such that at low surface 
recombination velocities (S ≤1   cm/s), the optimum substrate thickness re uired to 
maximize the conversion efficienc  is ~ 5 μm.   The optimum substrate thickness 
increases with increasing surface recombination velocity, such that for S = 1000 cm/s, the 
optimum substrate thicknesses are ~1  μm and 3  μm for 1   µs and 5   µs minorit  
carrier lifetimes, respectively. For low minority carrier lifetime of 10µs, the efficiency is 
less sensitive to surface recombination and more influenced by bulk recombination. 
Therefore, the optimum substrate thickness required to maximize the efficiency is ~ 5 
μm.  The influence of front and rear surface reflectance on efficienc  as a function of 
substrate thickness is shown in Fig. 4.2(d) for τ = 1   µs and S =1   cm/s.   In the front 
surface reflectance plot (top figure), a rear surface reflectance of 70% is assumed.  At the 
optimum substrate thickness of ~5 μm cell, each 5-point decrease in front surface 
reflectance enhances the efficiency by +0.76% absolute, while in the rear reflectance plot 
(10% front reflectance is assumed), a significant increase in rear surface reflectance from 
25% to 85% is required to achieve a comparable enhancement in efficiency.  These 
simulation results indicate that the parameters that significantly influence the efficiency 
of the Ge solar cell are substrate thickness, bulk lifetime, surface recombination velocity, 
and front surface reflectance. 
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Figure 4.3. (a) Process flow for fabricating exfoliated a-Si:H/c-Ge HJ cell, (b) photograph of an 
exfoliated Ge foil along with the re-useable wafer, and (c) photograph of the completed 50µm 
flexible Ge foil with 1.2 cm
2
 a-Si:H/c-Ge HJ cells.  
4.3 EXPERIMENTAL PROCESS 
4.3.1 Exfoliation Process 
The kerfless exfoliation process was originally developed to produce thin exfoliated 
c-Si foil from a parent wafer [24].  In this work we report for the first time functional 
50µm a-Si:H/c-Ge heterojunction cells based on this process.  The process flow for 
fabricating the heterojunction cells is shown in Fig. 4.3(a).   As shown in the figure, an 
exfoliated Ge cell fabrication process begins by pre-forming n
+
/n c-Ge high-low junction 
by spin-on diffusion [78], [80] on the starting wafer (<100> monocrystalline CZ 40-60 
ohm-cm n-type Ge) followed by  silicon nitride (Si3N4, ~100 nm) passivation, metal film 
stack deposition [24] and electroplating over the n
+
 layer.  Subsequently an annealing 
process is carried out during which internal stresses are created in the substrate due to the 
thermal expansion mismatch between the metal and the Ge. The thermal mismatch 
stresses result in exfoliation of a thin c-Ge layer from the substrate. The exfoliation is 
aided with a mechanical wedge, which leads to fracture along a sub-surface plane of the 
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substrate. The thickness of the exfoliated layer is controlled by varying the electroplated 
metal thickness, the annealing, and the mechanical wedge parameters. With this 
technology, we have exfoliated sub-1 μm to 1   µm Ge foils from 2-inch and 4-inch Ge 
wafers.  A photograph of an exfoliated Ge foil, along with the re-useable parent wafer, is 
shown in Fig. 4.3(b).     
 
4.3.2 RPCVD a-Si:H deposition and cell completion 
Heterojunction solar cells consisting of thin a-Si:H layers on thick c-Ge substrates 
were recently investigated [81], [82]. Similar to the “HIT” structure in Si solar cells, it is 
believed that heterojunction with intrinsic a-Si:H (i-layer) can passivate the c-Ge surface 
efficiently and improve open-circuit voltage (VOC).  However, as is the case in Si “HIT” 
cells, a non-optimized i-layer thickness can degrade JSC and FF.   In this study, we have 
fabricated a-Si:H/c-Ge heterojunction cells without the i-layer using an RPCVD system.  
Prior to RPCVD p-type a-Si:H (a-Si:H(p)) deposition, the exfoliated Ge foils were 
degreased in an ultra-sonication bath of acetone/IPA followed by SC-1 
(1:1:100/H2O2:NH4OH:H2O) at room temperature to remove residual organic 
contaminants.  Subsequently, the samples were immersed in dilute HF, blow dried, and 
immediately loaded into the RPCVD system.  This results in a stable hydrogen 
passivation of the substrate, which inhibits native oxide growth.  The deposition 
conditions for a-Si:H(p) were as follows:  source gas was pure SiH4, 100 ppm B2H6/H2 
mixture, Ar plasma,  13.56 MHz plasma excitation frequency, 7W inductively coupled 
RF power,  200 °C substrate temperature, and 500 mTorr deposition pressure.  The 
thickness of a-Si:H(p) layer was ~16 nm.  There were no pre-deposition surface 
treatments or high temperature anneals as reported elsewhere prior to deposition of a-
Si:H on c-Ge substrates [78], [81], [82].   After deposition, Indium Tin Oxide (ITO, 
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~100 nm) was deposited by RF magnetron sputtering, followed by screen-printed Ag grid 
lines. For reflectance measurements, silver lines were not screen printed on the cells to 
prevent shading of the active cell area. The QE measurements were taken in a region 
without the  rid shadin  as well.    photo raph of the completed 5  μm flexible Ge foil 
with 1.2 cm
2
 cells is shown in Figure 4.3(c). 
 
 
Fig. 4.4   Comparison of  (a) reflectance spectra  and  (b) external and internal quantum 
efficiency (EQE and IQE) spectra of  exfoliated 50µm Ge, 500µm bulk Ge, and 500µm bulk Si, 
heterojunction solar cells. 
 
4.3.3 Results and Discussion 
 
flexible Ge foils and bulk 500μm Ge wafers. The bulk 500μm Ge cells were fabricated 
with similar substrate resistivity and layer stack as shown in the completed exfoliated cell 
structure in Fig. 4.3(a).  Fig. 4.4(a) shows the reflectance characteristics of the Ge 
heterojunction cells along with that of an a-Si:H/c-Si heterojunction cell with similar 
layer stack. At short wavelengths (300-400 nm), the reflectance for the exfoliated 50µm 
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Ge, 500µm bulk Ge, and 500µm bulk Si heterojunction cells are comparable as a result of 
the similar front material stack (a-Si:H/ITO) and film thicknesses applied. At longer 
wavelengths (900-1700 nm), the average-weighted reflectance is increased by ~26% for 
the exfoliated 50µm Ge compared to the 500µm bulk Ge. Furthermore, for the exfoliated 
cell, the sharp increase in reflectance beginning at ~1580 nm corresponds to absorption 
depth  reater than 5  μm. Therefore, photons of wavelen th be ond ~158  nm will 
contribute to escape reflectance in the exfoliated cell.  These results suggest a reduction 
in photo-absorption in the exfoliated 50 µm Ge cell compared to the thicker 500µm bulk 
Ge cell.      
 Fig. 4.4(b) shows the external and internal quantum efficiencies (EQE and IQE) of 
the exfoliated and bulk a-Si:H/c-Ge heterojunction solar cells. Both cell structures exhibit 
wide carrier adsorption and generation spectrum up to 1700 nm (QE system measurement 
limit). Because the front surface passivation affects carriers generated near the surface, 
front surface recombination will affect the blue response of the IQE and EQE. With 
optical losses decoupled, the overlap of the IQE in the blue response region for the 
exfoliated and bulk cells suggests that the RPCVD-deposited a-Si:H has similar 
passivation effect on both cells. Similarly, the green-to-infrared response of the IQE is 
affected by bulk recombination and rear surface recombination. Because the exfoliated 
and bulk cells were fabricated with similar film stacks at the rear, we can assume that rear 
surface passivation to be comparable for both types of cells.  Therefore, the enhancement 
in the overall IQE and EQE of the exfoliated 50m cell can be attributed to the decrease 
in bulk recombination and an increase in photo-generated carrier collection as a result of 
thinner Ge substrate. The decreased bulk recombination in the exfoliated 5 μm cell 
should translate to enhancements in the VOC and JSC, compared to the 5  μm bulk cell.  
Furthermore, the IQE/EQE of the 50m a-Si:H/c-Ge cell  is compared to that of our best  
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a-Si:H/c-Si  heterojunction cell (Fig. 4.4b). It is evident that the Ge cell has near infrared 
(NIR) response which suggests the applicability of thin exfoliated Ge-based cells for 
various applications requiring infrared-light absorption such as TPV systems.   
 
 
Figure 4.5 The J-V characteristics of 500µm bulk Ge and exfoliated 50µm Ge heterojunction 
solar cells under AM 1.5G illumination. 
 
Fig. 4.5 shows the J-V characteristics of the a-Si:H/c-Ge heterojunction cells as 
measured under AM1.5 illumination condition.  As summarized within the figure, the 
exfoliated 50m cell shows enhanced absolute conversion efficiency of 5.28% , VOC = 
203 mV, JSC = 44.7 mA/cm
2
, and FF = 0.581 compared to 1.78% absolute conversion 
efficiency, VOC = 138 mV, JSC = 35.1 mA/cm
2
, and FF = 0.358 for the bulk 500m cell.  
The 5.28% conversion efficiency obtained in our non-optimized  exfoliated 50m cell is 
comparable to the highest efficiency of 5.35%, VOC = 266 mV, JSC = 44.1 mA/cm
2
, and 
FF = 0.457 reported in literature for an a-Si:H/c-Ge heterojunction cell  on 500m low 
resistivity substrate and i-layer passivation [81].  In that study, 10 nm i-layer in 
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conjunction with the field-induced passivation arising from a 0.77 eV a-Si:H(n)/c-Ge(p) 
valence band offset  was used to reduce surface recombination, thereby achieving high 
Voc.  However, the cell exhibited poor shunt resistance due to cell processing and high 
series resistance arising from the a-Si:H layer thickness of 23 nm (13 nm doped layer) 
which resulted in a relatively lower FF than the one presented in this study.  Moreover, 
the FF in our exfoliated 50m cell exceeds the highest reported value of F = 0.554 (VOC 
= 207 mV, JSC = 46.0 mA/cm
2, η = 5.29%) achieved usin  low resistivit  bulk Ge 
substrate with 5 nm intrinsic a-Si:H [13]. The record FF reported in this study can be 
attributed to the reduction in bulk (series) resistance as a result of the thinner exfoliated 
substrate.    
 
 
Figure 4.6. Suns-VOC curve of an exfoliated 50 µm Ge heterojunction solar cell post-Ag front 
metallization. 
 
Suns-Voc measurements were also performed to observe the heterojunction cells 
using WCT-120 Suns-VOC Tester [83]. The Suns-VOC curve for the exfoliated 50µm Ge 
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heterojunction cell is shown in Fig. 4.6.  The slope of the Suns-VOC best-fit curve 
indicates that the shunt resistance of the exfoliated cell is high implying that there are no 
pinholes in the exfoliated Ge.  Table 4.1 summarizes the Suns-Voc results for the bulk 
500µm and exfoliated 50µm Ge heterojunction cells. The results show that the measured 
VOC for the 500µm bulk and exfoliated 50µm cells are 8-10mV higher than the Voc 
measured by the IV Tester. This could be due to differences in cell temperature and/or 
lamp spectrum between the Suns-VOC and IV-Tester [84].  The VOC is influenced by the 
dark current densities, J01 and J02, where J01 represents contribution to dark current due to 
surface and bulk recombination losses and J02 is related to recombination due to traps in 
the space charge region (SCR) [85].  As shown in the table, J01 (50µm cell) < J01 (500µm 
cell), which suggests reduced bulk recombination in the exfoliated 50µm cell, in 
agreement with the EQE and VOC (IV-Tester and Suns-VOC) results. On the other hand, 
J02 (50µm cell) > J02 (500µm cell) indicates increased recombination in the SCR (due to 
traps) in the case of the exfoliated cell. The presence of traps in the SCR is typically 
process related [86] and may be due to our post-exfoliation cleaning process, possibly 
due to metal ion contamination from the back metal foil.    Furthermore, the Suns-VOC 
predicts a pseudo-FF of 62.5% for the exfoliated 50µm cell, which is the upper limit 
value that can be expected due to shunts and recombination without the effect of series 
resistance.  Therefore, the difference in the pseudo-FF and the actual FF as determined 
by the IV Tester can be ascribed to series resistance contributions from the high 
resistivity Ge substrate, a-Si:H, ITO, and screen printed Ag grid lines. 
  
 67 
 
Table 4.1 Characteristics of 500µm bulk Ge and exfoliated 50µm Ge heterojunction solar cells 
obtained from Suns-Voc technique.  The predicted values of VOC, fill factor, and efficiency are 
without the effect of series resistance.  
 
Cell type V
OC 
(mv) Assumed J
SC  
(mA/cm
2
)  
Pseudo-FF Pseudo-η  
(%) 
J
01
 J
02
 
50µm Ge 213 44.7 0.625 6.0 1.3 x10
-5
 5.1 x10
-5
 
500µm Ge 146 35.1 0.385 1.9 7.4 x10
-5
 4.4 x10
-5
 
 
The results obtained in our exfoliated 50m flexible Ge cell are promising when 
compared to state-of-the-art Ge homojunction cell with conversion efficiency of 7.9%, 
VOC = 264.1 mV, JSC = 43.2 mA/cm
2
, and FF = 0.693 achieved on 145µm-thick, low 
resistivity Ge substrate with careful engineering, comprising of intrinsic a-Si:H 
passivation, diffused Al BSF, double anti-reflective coating, and optimized diffused front 
contacts [6].     In our exfoliated heterojunction cell we employed a simple structure 
using high resistivity substrate, no i-layer passivation or various efficiency-enhancing 
techniques.  This suggests the potential for improvement in the performance of our thin 
exfoliated solar cells. Fig. 4.7(a) shows PC1D predicted efficiency versus substrate 
thickness for high (40-60 ohm-cm) and low (0.05 ohm-cm) resistivity Ge substrates.  An 
overview of the simulation parameters used in the device simulation is given in Fig. 4.7 
(b).   With reasonable assumptions, the performance of an a-Si:H/c-Ge heterojunction 
cell can be approximated by a Ge homojunction cell using PC1D.  In this simulation we 
assumed that the a-Si:H layer is mainly for passivation and is sufficiently thin such that 
no absorption takes place within the layer. Under these assumptions and for a high 
resistivity (40-60 ohm-cm) 50µm substrate with minorit  carrier lifetime of 2  μs [2 ] 
PC1D predicts a conversion efficiency of 5.55%, VOC = 218 mV, JSC = 45.0 mA/cm
2
, and 
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FF = 0.566, which is comparable to the results obtained in this study, as summarized in 
Table 4.2.  Furthermore, with a 5 μm low resistivit  ( . 5 ohm-cm, 5.2x1016 cm-3) 
substrate with minorit  carrier lifetimes of 2  μs or 5 µs (lowered due to dopin  [2 , 21]), 
the simulation predicts enhanced VOC and FF (Table 2), resulting in an efficiency of 
7.21% and 6.52%, respectively.  These results are comparable to the aforementioned 
state-of-the-art Ge cell and are attainable using our exfoliated Ge technology.   Further 
improvement in the conversion efficiency greater than 8% (see Fig. 7(a) and Table 4.2) is 
achievable with a 5μm Ge substrate with optimized BSF (1x1 19 cm-3, 100 nm depth) and 
a 90% rear reflector.  
 
Figure 4.7  (a) PC1D simulated Ge cell efficiency vs. substrate thickness for high (40-60 ohm-
cm) and low (0.05 ohm-cm) resistivity, (b) overview of the PC1D simulation parameters used in 
part (a). 
 
 
 
 
(a) (b) 
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Table 4.2 Overview of the performance of our exfoliated 50µm Ge cell compared with simulation 
results for high and low resistivity substrates. 
 Substrate resistivity 
 (Ω-cm) 
Min. carrier 
lifetime (μs) 
VOC 
(mV) 
JSC 
(mA/cm2) 
FF η  
(%) 
Experimental-50µm cell 
(this  study) 
40-60 N/A 203 44.7 0.581 5.28 
Simulated-50µm cell  40-60 20 218 45.0 0.566 5.55 
Simulated-50µm cell  0.05 20 239 44.7 0.675 7.21 
Simulated-50µm cell  0.05 5 223 44.3 0.660 6.52 
Simulated optimized-
5µm cell 
0.05 5 276 43.7 0.701 8.46 
 
4.4 Conclusion 
A novel kerfless exfoliation technology was applied to Ge for the first time to realize a 50 
µm thin, flexible Ge foil for Ge-based PV applications. Subsequently, an a-Si:H/c-Ge 
heterojunction solar cell was fabricated on the exfoliated foil with the use of an RPCVD 
system and compared to a bulk 500 µm Ge heterojunction cell. A superior conversion 
efficiency, η = 5.28% and record FF = 58.1% was achieved with the 50 µm exfoliated 
cell compared to 1.78% (FF = 35.8%) for the bulk cell, in agreement with simulation 
results. The conversion efficiency achieved with the 50 µm exfoliated cell (high 
resistivity substrate, no i-layer) is comparable to the best reported in literature (500 µm 
cell, low resistivity substrate, with i-layer) for a-Si:H/c-Ge heterojunction solar cell. 
According to the simulation results, conversion efficiency greater than 8% should be 
achievable with a 5 µm Ge substrate using our exfoliation process and with optimized 
BSF and improved rear reflection. The exfoliation technology used in this study could 
pave the way for significant cost reduction of solar cells. 
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Chapter 5   Development and Optimization of Intrinsic a-Si:H for 
Ideally Passivated a-si:H/c-Si Interfaces 
5.1 APPROACHES TO ACHIEVING EXCELLENT SURFACE PASSIVATION QUALITY 
An important objective of this chapter is the establishment of a deposition process 
required for achieving ideally passivated a-Si:H(i)/c-Si interfaces.  In silicon HJ cells, 
suppression of a-Si:H/c-Si interface recombination and low emitter saturation current are 
the main factors for high cell performance. Inserting a thin intrinsic amorphous silicon (a-
Si:H) buffer (i-layer) between the doped layers and c-Si reduces recombination by 
minimizing defect states at the a-Si:H/c-Si interface [41]. 
There are two contrasting strategies to maximizing surface passivation quality [87]. 
The first is led by Sanyo, the pioneer of the HIT cell.  As mentioned in the Chapter 1.6.2, 
it has been argued that the key is reducing the amount of c-Si structural damage caused 
by the initial phase of i-layer deposition by minimizing ion-bombardment damage [38].  
The logic is that interface defects will be detrimental to surface passivation and hence 
solar cell performance.  It is difficult to argue against the 736 mV Voc reported by Sanyo 
using this strategy.   
The alternate strategy often employed by researchers involves a variety of 
deposition conditions, some known to be sub-optimal, with the intention of performing 
post-deposition annealing [87]. This strategy is led by De Wolf et al, in which the a-
Si:H/c-Si surface passivation is characterized by varying deposition and post-deposition 
annealing temperature[88], [89].  It was reported that the passivation quality improved 
with annealing for films with abrupt transition from crystal substrate to amorphous film, 
while it degraded with annealing for epitaxially deposited films [88].  In that work, it 
was proposed that the mechanism for improving passivation was by relaxation of the 
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amorphous network – that is, defect anneal without bond rupture. In a follow-up by the 
same group [89], a poor quality film is deposited at 13   C with as deposited lifetime of 
only 20 µs. However, upon annealing a final lifetime, τeff > 4 ms was achieved.  
Surprisin l , a film deposited at 18   C had a lower post-deposition annealed lifetime of 
τeff ~ 1.5 ms. It was argued that as the passivation is achieved by minimization of 
interface defect state density resulting from the reconstruction of hydride bonding from a 
high chemical potential energy states (Si-H2) to low chemical potential states (Si-H). This 
can explain why a higher density of high chemical potential energy hydride states 
available due to low deposition temperatures can yield better passivation.    
Independent of the strategy used the general consensus is that structural and 
electronic properties of the i-layer have a significant role in interface quality.  The 
properties of a-Si:H films vary strongly with growth condition.  The main approach is to 
achieve optimal deposition condition for a-Si:H, which causes the least amount of c-Si 
surface damage while avoiding damaging epitaxial growth on the surface of the c-Si [88].  
It is suggested that the main deposition parameters with the most influence on the film 
characteristics are the deposition temperature and hydrogen dilution. Lowering the 
deposition temperature tended to raise hydrogen content and thus lowering the dangling 
bond passivation quality [90]. High temperature can somewhat lead to partial epitaxial Si 
growth which contains more defects than amorphous films [91], [92]. Moreover, 
hydrogen dilution is usually adopted for lowering electron temperature and suppressing 
poly silane radicals [93], [94]. A moderate dilution ratio is reported to result in a longer 
effective lifetime of Si wafer [95] .  
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5.2 EFFECT OF I-LAYER DEPOSITION TEMPERATURE  
As discussed in section 5.1, to ensure high performance of HIT cells, the intrinsic 
layer (i-layer) should be amorphous to ensure high performance.  The crystallinity of the 
i-layer is found to be very sensitive to the deposition temperature, which in turn affects a 
Si HJ cell performance dramatically. Several reports for PECVD and HWCVD deposited 
i-layer films have shown that when the substrate temperature is high (≥ 2     C) epitaxial 
growth (crystallinity) can observed at the c-Si/a-Si:H interface [96].  This leads to severe 
degradation in the surface passivation quality and the open-circuit voltage to below 500 
mV. As a result, the i-layer deposition temperature is typically kept between 1   to 2    C 
to avoid epitaxial growth and minimize un-intended dopant activation in the i-layer.  
In order to investigate the temperature effect on the optical, electrical, and 
structural properties of RPCVD deposited a-Si:H films and corresponding cell 
performance, two different substrate deposition temperatures of 15    and 2    C were 
compared.  
 
Figure 5.1. Schematic of the structure used for characterizing i-layer surface passivation quality 
in this work. 
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5.2.1 Experimental  
To obtain information about the quality of the RPCVD deposited i-layers, 10 nm 
films are deposited on both sides of double side polished ~280 µm thick n-type c-Si (100) 
float zone (FZ) wafers with resistivity of ~ 2 Ω.cm as shown in Figure 5.2.  Prior to the 
deposition of the i-layer, 2-in by 2-inch wafer pieces are cleaned with 1:2 Piranha 
solution (H2O2:H2SO4) followed by dilute HF dewet.  The sample is immediately loaded 
into the RPCVD load-lock and pumped down for to base pressure of ~ 1 x 10
-6
 Torr. 
Next, the sample is transferred into the deposition chamber (base pressure ~ 1 x 10
-8
 
Torr) and allowed to heat up to the deposition temperature set point. Subsequently, 10 nm 
i-layer is deposited at Tsubstrate = 15   C following the deposition parameters shown in 
Table 5.1.  After deposition, the sample is unloaded from the chamber, briefly rinsed in 
DI water followed by HF de-wet and immediately loaded back into the chamber for 
deposition on the other side using the same deposition conditions as before.  his process 
is repeated for samples deposited at 2    C.  
 
Table 5.1 RPCVD i-layer deposition conditions used to study the effect of substrate temperature 
on surface passivation quality.  
SiH4 flow Ar Flow H2 flow Pressure Power Dep rate 
25 sccm 100 sccm 0 sccm 550 mTorr 30W 2.8 nm/min 
 
The electronic surface passivation quality of the films are evaluated by measuring 
the effective minority carrier lifetime, τeff,.  Minority carrier lifetime refers to the time a 
minority carrier moves freely before recombination. Maximizing the minority carrier 
lifetime by minimizing the surface recombination is one of the main aspects in single HJ 
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cells to obtain high Voc.  Measuring minority carrier lifetime allows us to obtain 
information about the recombination rates and surface passivation quality of the i-layer 
[97]   In this work, the effective lifetime is measured by photoconductance decay (PCD) 
method in either the quasi-steady-state mode (QSSPCD) or transient decay mode for < 
τeff < 200 µs or τeff > 200 µs, respectively using the Sinton WCT120 lifetime tester. The 
measured effective lifetime is a sum of all the recombination losses that occur within the 
c-Si bulk (τbulk) and surface (τsurf) as given in Equation 5.1:  
 
   
 
    
    
 
     
 
 
     
 .                                                (5.1)                                
The surface recombination (SRV), S can be calculated using the formula,  
 
    
 
 
  
 
    
 
 
     
                                   (5.2), 
 
 By rearranging Equation (5.1) and substituting 1/τsurf  = 2S/d where d is the Si wafer 
thickness. 
  Nicolete-iS50R Fourier Transform Infrared Spectroscopy (FTIR) is used in this 
work to study the hydrogen bonding structure in the a-Si:H i-layer network. Structural 
properties of the films were characterized by Raman spectroscopy (Renishaw-inVia) 
using 532 nm laser.  
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Figure 5.2. Effect of post-deposition annealing (PDA) treatment on effective lifetime for 
substrates passivated with i-layers deposited and 150 ºC and 200 ºC. 
 
 
5.2.2 Results and Discussion 
Figure 5.2 shows the effect of deposition temperature and post-deposition annealing 
(PDA) treatment on the effective lifetime (τeff) for two cases: i-layer deposition 
temperatures of 15   C (Sample F19) and 2    C (Sample F29).  There was no hydrogen 
dilution (R = 0) for both samples.  The results are summarized in Table 5.2. The as-
deposited τeff for sample F19 is 16 µs compared to τeff  = 593 µs for sample F29.   After 
PDA (26   C, 60 min, air ambience), the effective lifetime of both samples increased to 
τeff  =  93 µs and τeff  = 1470 µs for samples F19 and F29, respectively. The results 
indicate that 200 ºC deposition temperature leads to significantly better i-layer surface 
passivation, for both as-deposited and post-deposition annealed cases, compared to the 
150 ºC i-layer.   The implied open-circuit voltage (iVoc) vs. illumination is plotted in 
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Figure 5.3.  As summarized in Table 5.2, the iVoc at one-sun illumination (after PDA 
treatment) indicates that the surface passivation provided by the 200 ºC i-layer is capable 
of producing a cell with Voc of up to 730 mV, compared to 695 mV for the 150 ºC i-
layer, assuming no degradation in passivation occurs due to the subsequent cell 
processing (doped layer deposition, ITO, metallization, etc) steps.  
 
 
 
Figure 5.3. Implied (iVoc)  vs. illumination for samples passivated with 150 ºC and 200 ºC i-layer 
after PDA treatment. 
 
 
Table 5.2 Overview of the impact of i-layer deposition temperature on minority carrier effective 
lifetime and implied Voc. 
   Lifetime 
(µs) 
1-sun Implied Voc 
(mV) 
sample ID Deposition 
Temp 
H2 
dilution 
 
As-deposited 
 
PDA 
 
As-deposited 
 
PDA 
F19 150 R = 0 16 µs  493 µs 529 mV 676 mV 
F29 200 R = 0 593 µs 1470 µs 695 mV 730 mV 
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Enhancement in surface passivation quality of i-layer upon PDA has been widely 
reported in literature [98][89], [99]. This effect is indicative of films with abrupt 
interfaces (no epitaxial layer) [88] and has been mainly attributed to the minimization of 
i-layer/c-Si interface defect density resulting from the reconstruction of hydride bonding 
from high chemical potential energy di-hydride (Si-H2) states to low chemical potential 
mono-hydride (Si-H) states [89], as discussed in section 5.1. The more intriguing 
question in this study pertains to the superior post-deposition annealed lifetime achieved 
with the 200 ºC i-layer (τeff  = 1470 µs) compared to the 150 ºC i-layer (τeff  =  493 µs). 
Figure 5.4 shows the FTIR absorption spectra for i-layer samples F19 (150 ºC) and F29 
(200 ºC) in the the 1900-2200 cm
-1
 region corresponding to Si-Hx associated stretching 
vibrations.  The low stretching modes (LSM, 1980-2040 cm
-1
) and high stretching 
modes (HSM, 2070-2130 cm
-1
) [98][100] are typically assigned to mono-hydrides (Si-H) 
and di-hydrides (Si-H2), respectively.  As seen in Figure 5.4, both samples exhibit the 
broad di-hydride peak at ~ 2085 cm
-1
, with the 150 ºC sample exhibiting a relatively 
more intense peak. Additionally, the sample F29 (200ºC sample) displays a prominent 
peak at ~2028 cm
-1
 indicative of mono-hydride-rich film with reduced defects and good 
electrical quality.   
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Figure 5.4. Fourier Transform Infrared (FTIR) absorption spectra for sample passivated with 
i-layer films deposited at 150 ºC and 200 ºC. 
 
5.3 EFFECT OF I-LAYER HYDROGEN DILUTION 
In a-Si:H deposition, hydrogen dilution with silane gas is used extensively to assist 
the surface growth reactions. As is well known, a-Si films have a large concentration of 
dangling bonds because of their disordered network structure.  The dangling bonds cause 
defect states that act as carrier traps and/or recombination centers that reduce carrier 
lifetime and mobility. For a-Si:H films, hydrogen passivates the dangling bonds, thereby 
reducing the defect density. Moreover, H2 dilution is also adopted because it can lower 
electron temperature in the plasma [93] and suppress the formation of reactive (poly) 
silane radicals which can degrade film quality [94].  H2-diluted a-Si:H films also show 
reduced photo-induced degradation [93], [94], [101].  While H2 dilution has been 
reported to improve film quality and surface passivation, there exists a dilution threshold 
(depending on the deposition system and conditions) after which the film begins to 
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crystallize, resulting in the degradation of surface passivation. The main objective of this 
section is to investigate the optimal H2 dilution for RPCVD deposited i-layer films in 
order to maximize surface passivation.  
  
5.3.1 Experimental  
To obtain information about the effect of hydrogen dilution on the passivation 
quality, 10 nm i-layer films are deposited on both sides of double side polished ~280 µm 
thick n-type c-Si (1  ) float zone (FZ) wafers with resistivity of ~ 2 Ω.cm.  The sample 
preparation process is as described in Section 5.2.1 and the deposition conditions are 
summarized in table 5.3. The hydrogen dilution (R), defined as the flow ratio of hydrogen 
to silane is varied from 0 to 2 for deposition temperatures of 150 ºC and 200 ºC.      
 
Table 5.3 RPCVD i-layer deposition conditions used to study the effect of hydrogen dilution (R) 
on surface passivation quality.  
SiH4  
Flow 
Ar  
Flow 
H2  
flow 
H2 
ratio 
(R) 
 
Pressure 
RF  
Power 
 
Temp 
Dep  
Rate 
25  
Sccm 
100 
 Sccm 
0-50  
sccm 
0-2 550 
 mTorr 
30W 150º C and 
200 ºC 
2.8 – 1.2 
nm/min 
 
 
5.3.2 Results and Discussion 
Figure 5.5 shows τeff as a function of the hydrogen dilution ratio (R) for i-layers 
deposited at 150 ºC and 200ºC, as-deposited and after PDA (260 ºC for 60 min). There 
are some notable observations that are worth discussing: 1) from a surface passivation 
perspective, the results suggest that H2 dilution is beneficial, especially at a deposition 
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temperature of 200 ºC. However, there exists an optimal range of   5 ≤ R ≤ 1 needed to 
maximize τeff,, in both the as deposited and the post-deposition annealed (PDA) states for 
both deposition temperatures. In terms of the hydrogen bonding as shown in the FTIR 
result in Figure 5.6, this range in R seems to coincide with the transition from the di-
hydride dominated regime to the appearance of the mono-hydride peak. For R > 1, di-
hydride peak decreases monotonically while the mono-hydride peak decreases and τeff 
becomes either insignificant or deleterious. The result in this work seem to indicate that 
τeff is only weakly dependent on the hydrogen  onding configuration, however τeff is 
maximized when both mono- and di-hydride bonding is present in the film.  This trend is 
consistent with that reported by Das et al for PECVD-based films deposited on Si (100) 
surfaces, however at a relatively higher optimal 2 ≤ R ≤   was found to maximize τeff 
[44]. It was found that beyond the optimal R (R > 4), τeff deteriorates significantly due to 
onset of epitaxial growth. As discussed in Sections 5.1 and 5.2.2 the drastic reduction in 
τeff upon annealing is indicative of a non-abrupt interface (presence of epitaxial growth). 
This is the case at R = 2 for the 200 ºC i-layer (in this work), where τeff is observed to 
decrease, rather than increase upon annealing as shown in Figure 5.5.  
The second notable observation from the result of Figure 5.5 is that in terms of 
maximizing surface passivation, both in the as-deposited and post-deposition annealed 
cases the optimal i-layer requires a deposition temperature of at least 200 ºC.  This 
indicates that degradation of surface passivation due to epitaxial growth at elevated i-
layer deposition temperatures for PECVD based films is not a main concern for the 
RPCVD-based i-layer films in this work, provided that R < 1.  
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Figure 5.5. Effective minority carrier lifetime, τeff as a function of the hydrogen dilution 
ratio (R) for i-layers deposited on planar Si substrats at 150 ºC and 200ºC, as-deposited 
and after PDA (260 ºC for 60 min). 
 
 
Figure 5.6. FTIR absorption spectra for i-layer films of varying hydrogen dilution ratio (R) 
deposited at 150 ºC and 200ºC.  
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The third observation from Figure 5.5 is that a high as-deposited lifetime,  τeff > 1 
ms is achieved with only 10 nm i-layer (200 ºC, R = 0.5) deposited by RPCVD. The 
lifetime, τeff exceeds 2.6 ms with PDA, which corresponds to an implied open-circuit 
voltage, iVoc of over 750 mV.  This result is remarkable for several reasons: i) the 
RPCVD in its current setup does NOT have a dedicated chamber specifically for i-layer 
deposition as both n- and p-doped films, along with the i-layer films are deposited in the 
same chamber. The results show that excellent surface passivation is achievable with the 
RPCVD despite the lack of a dedicated chamber for i-layer deposition.  Comparable 
high lifetime and high performance cells based on PECVD [102] and HWCVD [39] 
typically involve the use of separate chambers for i- and doped layer depositions, which 
leads to improved passivation since cross-doping of the i-layer is avoided.  ii) The high 
lifetime of 2.6 ms is achieved without the intensive RCA cleaning process which has 
been shown to significantly improve lifetime and Voc [39] as compared to the simple 
piranha clean process used in this study.  This suggests that further improvement in the 
lifetime can be expected with a more thorough cleaning process.   
5.4 PASSIVATION OF TEXTURED WAFERS 
Optical confinement via surface texturization is critical for achieving conversion 
efficiencies, η > 19 , especially as su strate thickness is reduced in order to reduce 
manufacturing cost. For (100) oriented wafers, texturization consists of etching 
anisotropically the wafer to reveal pyramidal structure defined by the {111} planes. 
These randomly distributed pyramids greatly improve light trapping, and therefore 
increase the short circuit current density of the solar cells. However, a decrease of the 
open voltage is often observed as the passivation of textured surfaces is more 
cumbersome due to the increased surface area and density of dangling bonds, presence of 
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localized recombinative paths situated at the pyramid valleys and residual metallic 
contaminants from texturing process, to name a few.  The goal of this section is to 
investigate effect of RPCVD i-layer on the surface passivation of textured Si wafers.  
  
5.4.1 Experimental  
The wafers used in this study were (100) FZ n-type with resistivity of ~ 2 Ω cm   
Prior to texturing, the wafers are first cleaned in piranha (2:1 ratio of H2SO4/H2O2) 
solution to remove organic contaminants followed by de-ionized (DI) water rinse and HF 
de-wet. Subsequently the wafers are textured using a mixture of 2% KOH and 8% iso-
propyl alcohol (IPA) in an aqueous solution at 80°C temperature to obtain a random 
pyramidal texture. After texturing the wafers are rinsed in DI water followed by 
decontamination in SC-2 (6:1:1 H2O:HCl:H2O2) solution at 70 ºC to remove residual K ions 
from the texturing process. Isotropic etching of the textured surface is typically used in 
literature to reduce the sharpness of the formed pyramids as well as to reduce the sub-micron 
pyramids density, which leads to improved surface passivation[103].  The isotropic etching 
step was not implemented in this study for simplicity.  Prior to a-Si:H i-layer deposition, the 
wafers are again cleaned in piranha solution, rinsed and HF-de-wetted. 10 nm i-layer was 
deposited on both sides of the wafer following the conditions described in Table 5.3, except 
the deposition temperature was fixed at 200 ºC while the H2 dilution, R was either 1 or 2. The 
effective lifetime, τeff of the samples are characterized before and after PDA for comparison.  
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Figure 5.7. SEM images of randomly textured Si (100) wafers used in this study.  
 
5.4.2 Results and Discussions 
Shown in Figure 5.7 are the SEM images of textured wafers used in this study for 
evaluating the impact of RPCVD i-layer passivation on textured surfaces.  Figure 5.8 
shows the effective lifetime as a function of R for the textured samples before (as-
deposited) and after PDA treatment. Note that the planar (non-textured) results from 
Figure 5.5 are also reproduced here for comparison. The as-deposited lifetime shows an 
increase with R from τeff  = 523 µs at R = 1 to τeff  = 717 µs for R = 2.  After PDA 
treatment the lifetime increased to τeff  = 1 8 ms and τeff  = 1.5 ms, for R = 1 and R = 2, 
respectively. Compared to the planar surfaces, there are a few notable similarities and 
differences in the observed results for textured surfaces. It is observed that at R = 1 PDA 
treated lifetimes for the planar and textured surfaces are equal.  This indicates that 
there’s no loss in passivation despite the increased surface area of the textured surfaces. 
This also suggests that the post-texturing cleaning process effectively removes any 
residual metallic contaminants which are known to degrade surface passivation. 
Furthermore, similar to the case of planar surfaces, the passivated textured surfaces show 
increased lifetime with PDA treatment and hydrogen dilution as discussed above. 
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However, unlike the planar surfaces, the PDA treated lifetime for textured surfaces 
remain above 1 ms and do not show any appreciable degradation at the highest hydrogen 
dilution ratio investigated (R = 2).  
 
 
 
Figure 5.8. Effective minority carrier lifetime, τeff as a function of the hydrogen dilution 
ratio (R) for i-layers deposited on planar and textured Si substrats at 150 ºC and 200ºC, 
as-deposited and after PDA (260 ºC for 60 min). 
 
 It has been previously reported that τeff exhibits pronounced Si surface orientation 
dependence, especially at high H2 dilution. U.K. Das et al show that for i-layer deposited 
with R > , τeff sharply decreased to < 10 µs on (100) wafers, while on (111) wafers it 
remained > 1ms even at R = 10 [44].  It was observed that (100) wafers are more prone 
to epitaxial growth, especially at high R compared to (111) wafers.   For (100) oriented 
wafers, texturization reveals pyramidal structure defined by the {111} planes.  This 
could explain why τeff remains > 1 ms on textured surfaces even at R = 2 in this study.   
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5.5 SURFACE PASSIVATION BY I-LAYER/DOPED-LAYER STACK 
Completed HIT cells require the deposition of doped layers on top of the i-layer on 
each side to provide field effect passivation.  Therefore, after sufficient chemical 
passivation by a-Si:H i-layer has been achieved, wafers are passivated by i-p/i-n stacks. 
The impact of the doped layer deposition on the surface passivation quality (effective 
lifetime) is investigated in this section. 
 
 
Figure 5.9. Schematic of asymmetrically passivated structures used for studying the impact of 
doped layer deposition on surface passivation: (a) a-Si:H(n)/i-layer/c-Si(n)/i-layer and (b) a-
Si:H(n)/i-layer/c-Si(p)/i-layer. 
 
5.5.1 Experimental  
In order to study the effect of doped layer deposition on the lifetime, two asymmetric 
structures are compared in this study as shown in Figure 5.9: a-Si:H(n)/i-layer/c-Si(n)/i-
layer and a-Si:H(p)/i-layer/c-Si(n)/i-layer. The conditions for i- and doped-layer 
deposition on planar (100) DSP FZ ~ 2 Ω.cm silicon wafers are summarized on Table 
5.4.  To evaluate the effect of PDA treatment on the structures, following deposition the 
samples were consecutively subjected to stepwise isochronal annealing treatments in an 
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oven (air ambience) for 60 min, with annealing temperatures ranging from 150 °C to 260 
°C. In between these annealing steps, the value for effective carrier lifetime, τeff of the 
samples was measured.  
 
Table 5.4 RPCVD deposition conditions for i- and doped-layer depositions. 
 
 
SiH4 
Flow 
dopant 
flow 
Ar 
Flow 
H2 
dilutio
n (R) 
 
Pressur
e 
RF 
Pwr 
 
Temp 
Dep 
rate 
Film 
thick. 
i-layer 
25 
SCCM 
0 
SCCM 
100 
SCCM 
0.5 
550 
mTorr 
30W 200 ºC 
1.6 
nm/mi
n 
10 nm 
p-layer 25 
100 
(B2H6) 
 
100 
 
2 
 
550 
 
30W 200 ºC 1.2 10 
n-layer 25 
 
100 
(PH3) 
 
100 
 
2 
 
550 
 
30W 200 ºC 1.4  10 
 
 
 
Figure 5.10. As-deposited minority carrier lifetime, τeff for asymmetrically passivated (F38 
and F39) and symmetrically passivated (F30) structures. 
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5.5.2 Results and Discussion 
The as-deposited τeff for two asymmetrically passivated i-n/c-Si/i (n-layer structure) 
and p-i/c-Si/I (p-layer structure) are shown in Figure 5.10.  Also shown in Figure 5.10 
for comparison is the as-deposited lifetime for the symmetrically passivated i-layer/c-Si/i-
layer (i-layer structure). The i-layer structure exhibits an as-deposited τeff of ~1.1 ms, 
compared with τeff = 1.3 ms and to τeff = 2.3 ms for the p-layer and n-layer structures, 
respectively.  These results indicate that as expected, the doped layers provide additional 
field-effect passivation, which enhances the (chemical) passivation provided by the i-
layer. The enhancement in passivation is especially pronounced in the case of the n-layer 
structure, where τeff increased by a factor of 2 from 1.1 ms ( i-layer control structure) to 
2.3 ms.  
As we saw in Sections 5.2 to 5.4 of this work, PDA treatment can significantly 
improve surface passivation and Voc compared to the as-deposited state. Here, the effect 
of PDA treatment on the surface passivation of the p- and n-layer structures is 
investigated. The results are shown in Figure 5.11 for stepwise isochronal PDA 
treatments, with annealing temperatures ranging from 150 °C to 260 °C.  It is observed 
that PDA treatment at 150 °C for 60 mins has negligible effect on τeff for either structure. 
However, for   ≥ 2   º  the τeff of the structures exhibits opposite behaviors, where it 
increased monotonically for the n-layer structure and decreased monotonically for the p-
layer structure.  The loss in τeff for passivation featuring p+ a-Si:H upon annealing 
treatment has been reported before for PECVD based films annealed at elevated 
temperatures (>200 ºC) [99][102][104]. S.D. Wolfe et al. reported degradation in 
passivation for a wafer passivated with i/p upon annealing at 220 ºC [102].  However, 
for i/n passivation the passivation quality improves throughout the full annealing cycle as 
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seen in this work. It was found that doping of a-Si:H thin films profoundly influences H2 
effusion rate, with significantly higher effusion rate for i/p layer stack compared to i/n 
layer stack. It was suggested that the very high H2 effusion rate creates Si-H bond 
rupture, thereby generating defects and loss of passivation. Based on these observations, 
it can be postulated that high as-deposited τeff as reported in this work is critical to 
achieving high efficiency HIT cells.  
 
 
 
Figure 5.11. The effect of varying PDA treatment on the passivation quality of asymmetrically 
passivated structures. 
 
 
5.6 SUMMARY 
In this chapter an RPCVD deposition process required for achieving ideally 
passivated a-Si:H/c-Si interfaces was investigated. First, the impact of intrinsic 
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amorphous silicon (i-layer) deposition temperature on surface passivation quality was 
analyzed by comparing the effective minority carrier lifetime, τeff for substrates 
symmetrically passivated with 1  nm i-layer deposited at 15     and 2     C.  For the 
two deposition temperatures, the measured as-deposited were τeff =16 µs and τeff = 593 µs 
for 15     and 2     C, respectively.  Upon post-deposition annealing treatment (PDA) of 
the i-layer/c-Si/i-layer layer stack at 26    C for 60 mins, the effective lifetime increased 
to τeff = 493 µs and τeff = 1    µs for the 15     and 2     C i-layer films, respectively.  
This corresponds to implied open-circuit voltage (iVoc)  of 695 mV (15     i-layer)  and 
 3  mV (2     C  i-layer).  Fourier transform infrared spectroscopy (FTIR) showed the 
characteristic di-hydride (Si-H2) bonding signature, independent of deposition 
temperature.  In addition, the film deposited at 2    C showed a strong mono-hydride (Si-
H) peak which is indicative of films with low defect density and good electrical quality.  
Secondly, the effect of hydrogen dilution on i-layer passivation was investigated.  
The dilution ratio, R was varied from R = 0 to R = 2.  It was found that the optimal R 
needed to maximize τeff is between 0.5 and 1 at deposition temperatures of 15   C and 
2    C.   t a deposition temperature of 2    C, a lifetime of τeff = 2.6 ms corresponding to 
iVoc > 750 mV was achieved at R = 0.5 with only 10 nm i-layer passivation.  These 
results are remarkable for several reasons: i) the results show that excellent surface 
passivation is achievable with the RPCVD despite the lack of a dedicated chamber for i-
layer deposition as is the case in state-of-the-art i-layer films deposited by PECVD and 
HWCVD systems. ii) The high lifetime of 2.6 ms is achieved without the intensive RCA 
cleaning process which has been shown to significantly improve lifetime and Voc as 
compared to the simple piranha clean process used in this study.  This suggests that 
further improvement in the lifetime can be expected with a more thorough cleaning 
process.  
 91 
Thirdly, the impact of i-layer passivation on randomly textured wafers was 
investigated for dilution R = 1 and 2 at fixed deposition temperature of 2     C.   It was 
observed that at R = 1, PDA treated lifetimes for the planar and textured surfaces are 
equal    his indicates that there’s no loss in passivation despite the increased surface area 
of the textured surfaces, which suggests that the post-texturing cleaning process 
effectively removes any residual metallic contaminants which are known to degrade 
surface passivation   Moreover, unlike the planar wafers, the PDA treated lifetime for 
textured surfaces remain above 1 ms and did not show any appreciable degradation even 
at the highest hydrogen dilution ratio investigated (R = 2).  
Finally, the effect of doped layer deposition on the surface passivation was 
investigated by comparing the effective lifetime for asymmetrically passivated a-
Si:H(n)/i-layer/c-Si(n)/i-layer and a-Si:H(p)/i-layer/c-Si(n)/i-layer structures.  Both 
structures exhibited as-deposited τeff > 1 ms.   With PDA treatment exceeding 2    C, it 
was observed that the τeff for the structure featuring a-si:H(n) increased monotonically to 
τeff = 4 ms while it decreased monotonically  to τeff = 700 µs for the structure featuring a-
si:H(p).  These trends in this work for the RPCVD deposited films are consistent with 
literature reports and indicate that for high efficiency HIT cells featuring stacked a-
Si:H(p)/i-layer passivation, high as-deposited τeff as reported in this work is critical.  
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Chapter 6   Optimized a-Si:H Heterojunction Solar Cells with i-Layer 
on Bulk and Thin Exfoliated Substrates 
6.1 INTRODUCTION 
In the previous chapter we studied the effect of deposition temperature and H2 
dilution (R) on the quality of a-Si:H i-layer in terms of surface passivation. It was found 
that that films deposited at 200 ºC showed superior passivation quality compared to 150 
ºC.  Furthermore, it was found that an optimal R exists for maximizing the surface 
passivation, correspondin  to  .5≤R≤1 and  .5≤R≤2 on planar and textured surfaces, 
respectively.  
In this chapter, dual a-Si:H/c-Si heterounction (dual HJ) solar cells with i-layer will 
be fabricated by leveraging the results from Chapter 5. First, optimal i-layer thickness 
and H2 dilution in terms of cell performance will be determined on bulk silicon wafer. 
Then the results will be applied to thin exfoliated SOM substrates. 
 
6.2 OPTIMIZED CELLS ON PLANAR BULK SUBSTRATES 
In this section, optimized dual heterojunction solar cells (dual HJ) on planar n-
type  bulk Si substrates are fabricated. First, i-layer H2 dilution, R is varied between 0 
and 1 and its impact on cell performance is evaluated.  Subsequently, the effect of i-layer 
thickness on cell performance is characterized in order to maximize cell performance.  
 
6.2.1 Experimental  
The wafers used in this study were (100) FZ n-type with resistivity of ~ 2 Ω cm   
The fabricated solar cell structure is shown in Figure 6.1.  Before films deposition, the 
wafers were cleaned as described in Chapter 5.2.1 (planar substrates) and Chapter 5.3.1 
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(textured substrates).   The a-Si:H films are deposited following the parameters given in  
Table 6.1. First i-layer is deposited followed by 12 nm p-layer, then the sample is flipped 
and i- and n-layers are deposited on the opposite side.  Subsequently, ~85 nm Indium 
Tin Oxide (ITO) is deposited on both sides, followed by evaporated Al and screen printed 
Ag contacts at the rear and front, respectively. Next, the HJ cells with area of 1 cm
2
 are 
characterized by current-voltage (J-V) and quantum efficiency (QE) measurements with 
AM1.5 illumination. 
 
Table 6.1 RPCVD deposition conditions for dual HJ cell fabrication. 
 
 
SiH4 
Flow 
dopant 
flow 
Ar 
Flow 
H2 
dilutio
n (R) 
 
Pressur
e 
RF 
Pwr 
 
Temp 
Dep 
rate 
Film 
thick. 
i-layer 
25 
SCCM 
0 
SCCM 
100 
SCCM 
Varied 
(0-1) 
550 
mTorr 
30W 200 ºC 
1.6 
nm/mi
n 
Varied 
(6-12 
nm) 
p-layer 25 
100 
(B2H6) 
 
100 
 
2 
 
550 
 
30W 200 ºC 1.2 12 
n-layer 25 
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30W 200 ºC 1.4  12 
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Figure 6.1. Schematic structure of the dual HJ cell fabricated in this work. 
 
 
6.2.2 Impact of H2 dilution on HJ cell performance 
Figure 6.2 shows the J-V characteristics of dual HJ cells with i-layers H2 dilution 
ratio, R = 0 and R = 0.5.  The i-layer thickness for both cells was 10 nm.  As can be 
seen, the incorporation of H2 dilution leads to increment of Voc by ~ 45 mV from 641 mV 
to 686 mV.  Furthermore, an increase in fill-factor (FF) by +7% absolute is observed 
with H2 dilution. The marked increase in Voc and FF with H2 dilution can be ascribed to 
the improved surface passivation and i-layer quality, consistent with the effective lifetime  
results of Chapter 5.3.2.   Figure 6.3 shows the external quantum efficiency (EQE) of 
the cells as a function of wavelength. The overlap of the EQE response of the cells 
indicates comparable current collection, which is in agreement with the measured J-V 
short circuit current density (Jsc) of ~ 34.8 mA/cm
2
 for both cells—as summarized in 
Figure 6.2.  The measured conversion efficiency of the cells are η = 14.8%  and are η = 
11.2%  for R = 2 and R=0, respectively.  The relatively low η of the cells, even with H2 
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dilution is due to the low FF as can be seen from the slope of J-V curve, indicating a high 
series resistance contribution from the i-layer.  
 Achieving high efficiency HIT cells typically involve a tradeoff between  FF and 
Voc.  On the one hand, thicker a-Si:H i-layer is beneficial for surface passivation since it 
minimizes interface defect density and shields the carriers in the c-Si from the defected 
doped a-Si:H layers.  On the other hand, a thick i-layer can impede transport of minority 
carriers through the hetero-interface by increasing series resistance of the solar cell, 
thereby decreasing the FF. Furthermore, numerical simulation has shown that the 
decrease of both thickness and band gap of the i-layer can cause a significant increase of 
the FF [105], [106], with the latter due to the reduction in the valence band offset at the a-
Si:H/c-Si (n) interface [105].  In the following sub-section, efforts will be made to 
improve the conversion efficiency by optimizing both i-layer thickness and H2 dilution.  
 
Figure 6.2. J-V characteristics of dual HJ cells with i-layers H2 dilution ratio, R = 0 and 
R= 0.5. 
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Figure 6.3. External quantum efficiency (EQE) response of dual HJ cells with i-layers H2 
dilution ratio, R = 0 and R= 0.5. 
 
6.2.3 Cells with optimized i-layer thickness and H2 dilution  
As we saw in the previous sub-section, H2 dilution ratio of R = 0.5 led to 
improvements in both Voc and FF as compared to no H2 dilution for i-layer 
thickness of 10 nm. To further optimize the cell performance, the H2 dilution is 
increased to R = 1 and the i-layer thickness is varied from 10 to 6 nm.  The 
objective is to maximize the FF without significantly the affecting the Voc. The 
impact of i-layer thickness on the J-V characteristics is shown in Figure 6.4 for R = 
1.  It can be seen that as the i-layer thickness is decreased from 10 nm to 6 nm, the 
FF increased appreciably from 63.6% to 76% and the Voc decreased slightly from by 
~10 mV from 673 mV to 664 mV. The observed increase in FF due to the reduced i-
layer thickness suggests a reduction in the resistance as can be seen by the change in 
the slope of the J-V curve.  Furthermore, Figure 6.5 shows the EQE response of the 
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cells. The plot shows slight increment in the short wavelength (300 nm - 500nm) 
response with decreased i-layer thickness, which indicates a reduction in the optical 
absorption losses in the i-layer. This result is consistent with the slight increase in 
the Jsc from 33.7 mA/cm
2
 to 34.3 mA/cm
2
 for i-layer thicknesses of 10 nm and 6 
nm, respectively. The impact of the optimized i-layer is further evident from the 
enhancement in conversion efficiency from η =14.4 % at 10 nm to 17.3% at 6 nm.  
 
 
Figure 6.4. The impact of i-layer thickness on the J-V characteristics of dual HJ cells on 
planar bulk Si substrate with varying i-layer thickness and fixed H2 dilution of R = 1. 
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Figure 6.5. External quantum efficiency (EQE) response of dual HJ cells with varying  i-layer 
thickness and fixed H2 dilution ratio of R = 1.  
 
6.3 OPTIMIZE DUAL HJ CELLS ON TEXTURED BULK SUBSTRATES   
Until now the highest efficiency obtained in this work on bulk planar substrates is 
17.3% (Voc = 664 mV, Jsc = 34.34, FF = 76%) as demonstrated in the previous section. In 
this section, we will attempt to improve on these results by introducing surface texturing 
for enhanced optical absorption. For textured substrates, the main challenge is to increase 
the Jsc without degrading either Voc or FF.   
 
6.3.1 Experimental  
Textured substrates are obtained and cleaned as described in Chapter 5.3.1.  As 
before, the wafers used are ~280 µm thick n-type c-Si (100) float zone (FZ) wafers with 
resistivity of ~2 Ω.cm.  The a-Si:H film deposition parameters and subsequent cell 
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fabrication process is as described in Section 6.2.1. Samples with varying a-Si:H 
thickness and H2 dilution (R) were fabricated for comparison.  
 
 
Figure 6.6. Typical reflectance vs. wavelength for textured and planar (polished) cells 
 
6.3.2 Results and Discussion 
Figure 6.6 shows the typical reflectance vs. wavelength for textured and non-
textured cells.  The measurement was done prior to front Ag contact metallization to 
subtract the effect of shading. A significant reduction in the reflectance is observed due to 
texturing, especially in the short (300 nm-600 nm) and long (>1000 nm) wavelengths.  
The J-V characteristics for three textured cells with i-layer thickness of either 6 nm or 10 
nm are compared in Figure 6.7.   Sample T4 is based on i-layer/doped layer thickness of 
6 nm/12 nm similar to the non-textured cells applied to the textured sample (Sample T4) 
similar to the non-textured cell with η =1  3  cell (Section 6 2 3)    s shown in the 
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inset of Figure 6.7,  the cell shows enhanced Jsc of 39.48 mA/cm
2
 however the Voc and 
FF deteriorated to 6   mV and  8 3 , respectively, resulting in an efficiency of η = 
11.6%.   It is observed that sample T4 appears to be shunted as can be seen from the 
sloping of the J-V response in the low voltage (0 to 0.3V) region. This indicates that the 
deposited a-Si:H film thickness is insufficient.  In literature, a factor of 1.5-1.7 is 
commonly used to scale the deposition thickness on a textured surface compared to a 
planar surface.  Based on the optimized thicknesses for planar surfaces in this work, this 
translates to i- and doped layer thicknesses of 9-10 nm and 18-20 nm, respectively. 
Therefore, in samples T6 and T8, the i-layer/doped-layer thickness was increased to 10 
nm/16 nm, with R =   5 and 1, respectively    s can  e seen in Figure 6  , there’s 
significantly less shunting effect with the increased film thickness.  As a result, the Voc,  
F and η increased to 634 mV, 71.1% and 17.1%  respectively for R = 0.5 (sample T6) 
and to 643 mV, 77.5%, and 19.4% respectively for R = 1 (sample T7).  The 
improvement in FF for sample T7 (R = 1) compared to sample T6 (R = 0.5) is consistent 
with the results for planar surfaces as discussed in Section 6.2.3. 
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Figure 6.7. J-V characteristics of textured dual HJ cells with varying i-layer thickness and 
H2 dilution ratio, R.  
 
 
 
Figure 6.8. External quantum efficiency (EQE) vs. wavelength for the textured cells with 
varying i-layer thickness and H2 dilution ratio, R.  
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The external quantum efficiency (EQE) vs. wavelength for the textured cells is 
shown in Figure 6.8.  Also shown for comparison is the EQE for the planar (non-
textured) cell exhibiting 17.3% conversion efficiency. The benefit of a textured surface is 
evident, as can be seen from the enhanced short wavelength (< 600 nm) and long 
wavelength (>1000 nm) of the textured samples compared to the planar sample (sample 
F37). Furthermore, the 6 nm i-layer sample (T4) exhibits slightly improved short 
wavelength response compared to the 10 nm samples (samples T6 and T7), in agreement 
with J-V results (inset of Figure 6.7).  
 
6.4 OPTIMIZATION OF SOLAR CELLS ON EXFOLIATED SOM SUBSTRATES 
In Chapter 3 exfoliated dual HJ cells on SOM substrates were fabricated with un-
optimized i-layer films deposited at 150 ºC with no H2 dilution. Although the results 
showed Voc of 662 mV, the conversion efficiency (η = 11   ) was limited  y the low FF 
of 52.6%.  The main objective of this section is to fabricate optimized exfoliated dual HJ 
cells by leveraging the optimized i-layer films deposited at 200 ºC with H2 dilution.     
 
6.4.1 Experimental  
The fabricated process for exfoliated dual HJ cells is as described in Chapter 3.3.2. 
Unlike in chapter 3.3.1, CZ wafers are used in this section for two reasons: 1) availability 
of non-standard > 3   µm, 3” wafers required for the R  VD system and 2) 10x lower 
cost of CZ compared FZ wafer.  The planar CZ wafers used are (100) n-type with 
resistivity of 1- 5 Ω cm   The obtained CZ wafer is roughly ~ 25 µm thick.  
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6.4.2 Results and Discussion 
Figure 6.9 shows a comparison of the J-V response of the current cell based on 6 nm 
i-layer with R =1 deposited at 200 ºC.  The previous cell, based on non-optimized i-layer 
(6 nm i-layer, R = 0, 150 ºC) is also shown for comparison. Compared to the previously 
exfoliated cell, an improvement in the conversion efficiency is observed from η = 11% to 
η = 12.4%. The improved efficiency is due to an increment in FF (from 52.6% to 66.9%) 
as a result of the optimized i-layer film. It should be noted that the previous cell exhibits a 
higher Jsc due to its textured rear surface. This is evident in the long wavelength response 
of the cell as shown in the EQE response of the cells in Figure 6.10.  If a comparable 
rear surface texturing is implemented in the current cells, an efficiency of 13% can be 
expected. With front surface texturing, and with a conservatively estimated Jsc of 34 mA 
the expected conversion efficiency will be greater than 14%.  
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Figure 6.9. J-V characteristics of dual HJ cells on exfoliated ~25 µm exfoliated SOM 
substrates.  The previous cell had rear-side texturing. 
 
 
Figure 6.10. EQE response of dual HJ cells on exfoliated ~25 µm exfoliated SOM 
substrates showing.  The cells show different long wavelength response due to rear 
texturing of previous cell.  
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6.5 SUMMARY 
In this chapter dual a-Si:H/c-Si heterojunction (dual HJ) cells were fabricated by 
leveraging the optimized i-layer films from Chapter 5. The i-layer thickness and H2 
dilution ratio, R were varied to maximize cell performance on planar and textured bulk Si 
substrates. On planar substrates, it was found that an i-layer thickness of 6 nm and R = 1 
maximized the fill factor (FF), resulting in an efficiency, η = 17.3% (Voc = 664 mV, Jsc 
= 34.34 mA/cm
2
, and FF = 76%). While on textured surfaces, it was found that the a-Si:H 
i- and doped-layers needed to be scaled-up by 1-5 to 1.7 times their respective 
thicknesses on planar surfaces in order to achieve high conversion efficiency.  Moreover, 
i- and doped-layer films thicknesses of 10 nm and 16 nm, respectively were applied to 
textured substrates which resulted in a conversion efficiency of 19.4% (Voc = 643 mV, Jsc 
= 38.99 mA/cm2, FF = 77.5%).  Furthermore, exfoliated dual HJ cells on SOM 
substrates were also fabricated using the optimized i-layer films. The results were 
compared to previous cells with 150 C i-layer with R = 0. The cell based on the 
optimized i-layer showed improved FF, from 52.6% (previous cell) to 66.9%  and 
efficiency from η = 11% to η =12.4%. 
. 
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Chapter 7 Summary 
The main goals of this work were to develop a high quality hydrogenated a-SI:H 
thin films based on low-plasma damage remote plasma chemical vapor deposition 
(RPCVD) and to demonstrate high efficiency HJ solar cells on bulk substrates as well as 
on ultra-thin silicon and germanium substrates obtained by a novel, low-cost 
semiconductor-on-metal (SOM) technology. 
In Chapter 2, the remote plasma chemical vapor deposition (RPCVD) was 
introduced and p-type a-Si:H thin films were developed and optimized.   It was found 
that the film properties are affected by the RPCVD deposition parameters, primarily the 
deposition temperature, hydrogen dilution, plasma power, and sample position. 
Subsequently, single heterojunction (HJ) cells with p-type amorphous a-Si:H emitter 
were fabricated on bulk Si substrates with varying H2 dilution ratios (R), RF power, and 
sample position. An optimized p-type a-Si:H deposition condition was found comprising 
of  R ≤ 2, RF power = 3  W and relative high sample position with respect to the plasma 
glow.    Under these conditions, a peak conversion efficiency, η = 16% (Voc = 615 mV, 
Jsc = 34 mA/cm
2
, and FF = 77%) was achieved on ~500 µm bulk substrates with no i-
layer passivation. The conversion efficiency achieved with the RPCVD are among the 
highest reported in literature for single HJ cells with comparable architecture.  
In Chapter 3, single HJ solar cells with various rear passivation and contact schemes 
were fa ricated on ~25 μm SOM su strates.  The highest conversion efficiency obtained 
on these cells was 11.% with Voc = 605 mV, Jsc = 29.6 mA/cm
2
 and FF = 62.8%. 
Numerical simulation showed that the VOC of the exfoliated single HJ cells were limited 
by excessive band-to-band Auger carrier recombination in the heavily doped n
+
 diffused 
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BSF. To circumvent this, the diffused the dual HJ cell architecture was employed, 
resulting in an improvement in open-circuit voltage from 605 mV (single HJ) to 645 mV 
and conversion efficiency from 11.2% (single HJ) to 13.4% without front side i-layer 
passivation. Addition of sub-optimal front side a-Si:H i-layer passivation resulted in 
further enhancement in the dual HJ VOC to 662 mV, however the FF for this cell was 
relatively low at 52.6%, leading to a lower than expected conversion efficiency of 11.2%.   
In Chapter 4, single HJ were fabricated on bulk 500 µm an exfoliated 50 µm thin 
SOM substrates for thermophotovoltaic applications.   superior conversion efficiency, η 
= 5.28% and record FF = 58.1% was achieved with the 50 µm exfoliated cell compared 
to 1.78% (FF = 35.8%) for the bulk cell, in agreement with simulation results. The 
conversion efficiency achieved with the 50 µm exfoliated cell (high resistivity substrate, 
no i-layer) is comparable to the best reported in literature (500 µm cell, low resistivity 
substrate, with i-layer) for a-Si:H/c-Ge heterojunction solar cell. Simulation results 
showed that conversion efficiency greater than 8% is attainable with a 5 µm Ge with 
optimized BSF and improved rear reflection.  
In Chapter 5, RPCVD deposition for achieving ideally passivated a-Si:H/c-Si 
interfaces was investigated by varying i-layer deposition temperature and H2 dilution (R).  
First, deposition temperature on surface passivation quality was investigated with R = 0.  
It was found that deposition temperature of 2     C resulted in a higher as-deposited and 
post-deposition annealed effective lifetime compared to deposition temperature of 150 
ºC.  Fourier transform infrared spectroscopy (FTIR) of the film deposited at 150  C 
showed a predominantly  dihydride ( Si-H2) –rich film, while for the 200 ºC i-layer, the 
Si-H2 peak was observed  along with a strong mono-hydride (Si-H) peak—indicating a 
less defective film. Secondly, the effect of hydrogen dilution on i-layer passivation was 
investigated.  The dilution ratio, R was varied from R = 0 to R = 2.  It was found that 
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the optimal R needed to maximize τeff is between 0.5 and 1 at deposition temperatures of 
15    and 2    C.   t a deposition temperature of 2    C, a lifetime of τeff = 2.6 ms 
corresponding to iVoc > 750 mV was achieved at R = 0.5 with only 10 nm i-layer 
passivation, which is comparable to state-of-the-art i-layer films deposited by PECVD 
and HWCVD systems using dedicated i-layer deposition chambers and intensive RCA 
pre-cleaning process.  Thirdly, the impact of i-layer passivation on randomly textured 
wafers was investigated for dilution ratios  of R = 1 and R = 2 at fixed deposition 
temperature of 2     C.   It was observed that at R = 1, PDA treated lifetimes for the 
planar and textured surfaces are equal    his indicates that there’s no loss in passivation 
despite the increased surface area of the textured surfaces, which suggests that the post-
texturing cleaning process effectively removes any residual metallic contaminants which 
are known to degrade surface. Finally, the effect of doped layer deposition on the surface 
passivation was investigated by comparing the effective lifetime for asymmetrically 
passivated a-Si:H(n)/i-layer/c-Si(n)/i-layer and a-Si:H(p)/i-layer/c-Si(n)/i-layer structures.  
Both structures exhibited as-deposited τeff > 1 ms.   With PDA treatment exceeding 
2    C, it was observed that the τeff for the structure featuring a-si:H(n) increased 
monotonically to τeff = 4 ms while it decreased monotonically  to τeff = 700 µs for the 
structure featuring a-si:H(p).  The trends indicated that for high efficiency cells featuring 
stacked a-Si:H(p)/i-layer passivation, high as-deposited τeff  is critical. 
Finally in Chapter 6, optimized dual a-Si:H/c-Si heterojunction cells were fabricated 
by leveraging the optimized i-layer films from Chapter 5. The i-layer thickness and H2 
dilution ratio, R were varied to maximize cell performance on planar and textured bulk Si 
substrates. On planar substrates, it was found that an i-layer thickness of 6 nm and R = 1 
maximized the fill factor (FF), resulting in an efficiency, η = 17.3% (Voc = 664 mV, Jsc 
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= 34.34 mA/cm
2
, and FF = 76%). While on textured surfaces, it was found that the a-Si:H 
i- and doped-layers needed to be scaled-up by 1-5 to 1.7 times their respective 
thicknesses on planar surfaces in order to achieve high conversion efficiency.  Moreover, 
i- and doped-layer films thicknesses of 10 nm and 16 nm, respectively were applied to 
textured substrates which resulted in a conversion efficiency of 19.4% (Voc = 643 mV, Jsc 
= 38.99 mA/cm2, FF = 77.5%).  Furthermore, exfoliated dual HJ cells on SOM 
substrates were also fabricated using the optimized i-layer films. The results were 
compared to previous cells with 150 C i-layer with R = 0. The cell based on the 
optimized i-layer showed improved FF, from 52.6% (previous cell) to 66.9%  and 
efficiency from η = 11% to η =12.4%. 
. 
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